# MCS ${ }^{\circledR}$-51 Programmer's <br> Guide and Instruction Set 

November 1992


MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

CONTENTS PAGE
MEMORY ORGANIZATION ................... . 1
PROGRAM MEMORY ............................ . 1
Data Memory ........................................ 2
INDIRECT ADDRESS AREA .................. . 4

SPECIAL FUNCTION REGISTERS ......... 6
WHAT DO THE SFRs CONTAIN JUST
AFTER POWER-ON OR A RESET $\ldots \ldots .7$
SFR MEMORY MAP ............................. 8
PSW: PROGRAM STATUS WORD. BIT ADDRESSABLE .9

PCON: POWER CONTROL REGISTER.
NOT BIT ADDRESSABLE ................... 9
INTERRUPTS .................................... 10

## IE: INTERRUPT ENABLE REGISTER. BIT ADDRESSABLE <br> 10

ASSIGNING HIGHER PRIORITY TO ONE OR MORE INTERRUPTS ..... 11
PRIORITY WITHIN LEVEL ..... 11
IP: INTERRUPT PRIORITY REGISTER. BIT ADDRESSABLE ..... 11
TCON: TIMER/COUNTER CONTROLREGISTER. BIT ADDRESSABLE12
TMOD: TIMER/COUNTER MODE CONTROL REGISTER. NOT BIT ADDRESSABLE ..... 12
TIMER SET-UP ..... 13
TIMER/COUNTER 0 ..... 13
TIMER/COUNTER 1 ..... 14
T2CON: TIMER/COUNTER 2 CONTROL REGISTER. BIT ADDRESSABLE ..... 15
TIMER/COUNTER 2 SET-UP ..... 16
SCON: SERIAL PORT CONTROL
REGISTER. BIT ADDRESSABLE ..... 17
CONTENTS PAGE
SERIAL PORT SET-UP ..... 17
GENERATING BAUD RATES ..... 17
Serial Port in Mode 0 ..... 17
Serial Port in Mode 1 ..... 17
USING TIMER/COUNTER 1 TOGENERATE BAUD RATES18

## CONTENTS

PAGE
USING TIMER/COUNTER 2 TO GENERATE BAUD RATES 18
SERIAL PORT IN MODE 2 ..... 18
SERIAL PORT IN MODE 3 ..... 18
MCS ${ }^{\circledR}$-51 INSTRUCTION SET ..... 19
INSTRUCTION DEFINITIONS ..... 26

The information presented in this chapter is collected from the MCS ${ }^{\circledR}-51$ Architectural Overview and the Hardware Description of the 8051, 8052 and 80 C51 chapters of this book. The material has been selected and rearranged to form a quick and convenient reference for the programmers of the MCS-51. This guide pertains specifically to the 8051, 8052 and 80C51.

## MEMORY ORGANIZATION

## PROGRAM MEMORY

The 8051 has separate address spaces for Program Memory and Data Memory. The Program Memory can be up to 64 K bytes long. The lower 4 K ( 8 K for the 8052 ) may reside on-chip.

Figure 1 shows a map of the 8051 program memory, and Figure 2 shows a map of the 8052 program memory.


Figure 1. The 8051 Program Memory


Figure 2. The 8052 Program Memory

## Data Memory:

The 8051 can address up to 64 K bytes of Data Memory external to the chip. The "MOVX" instruction is used to access the external data memory. (Refer to the MCS-51 Instruction Set, in this chapter, for detailed description of instructions).

The 8051 has 128 bytes of on-chip RAM ( 256 bytes in the 8052 ) plus a number of Special Function Registers (SFRs). The lower 128 bytes of RAM can be accessed either by direct addressing (MOV data addr) or by indirect addressing (MOV @Ri). Figure 3 shows the 8051 and the 8052 Data Memory organization.


Figure 3a. The 8051 Data Memory


Figure 3b. The 8052 Data Memory

## INDIRECT ADDRESS AREA:

Note that in Figure 3b the SFRs and the indirect address RAM have the same addresses ( $80 \mathrm{H}-0 \mathrm{FFH}$ ). Nevertheless, they are two separate areas and are accessed in two different ways.

For example the instruction

```
MOV 80H,#0AAH
```

writes OAAH to Port 0 which is one of the SFRs and the instruction

```
MOV R0,# 80H
MOV @R0,#0BBH
```

writes 0 BBH in location 80 H of the data RAM. Thus, after execution of both of the above instructions Port 0 will contain OAAH and location 80 of the RAM will contain $0 B B H$.

Note that the stack operations are examples of indirect addressing, so the upper 128 bytes of data RAM are available as stack space in those devices which implement 256 bytes of internal RAM.

## DIRECT AND INDIRECT ADDRESS AREA:

The 128 bytes of RAM which can be accessed by both direct and indirect addressing can be divided into 3 segments as listed below and shown in Figure 4.

1. Register Banks 0-3: Locations 0 through 1FH ( 32 bytes). ASM-51 and the device after reset default to register bank 0. To use the other register banks the user must select them in the software (refer to the MCS-51 Micro Assembler User's Guide). Each register bank contains 8 one-byte registers, 0 through 7.

Reset initializes the Stack Pointer to location 07 H and it is incremented once to start from location 08 H which is the first register (RO) of the second register bank. Thus, in order to use more than one register bank, the SP should be intialized to a different location of the RAM where it is not used for data storage (ie, higher part of the RAM).
2. Bit Addressable Area: 16 bytes have been assigned for this segment, $20 \mathrm{H}-2 \mathrm{FH}$. Each one of the 128 bits of this segment can be directly addressed ( $0-7 \mathrm{FH}$ ).

The bits can be referred to in two ways both of which are acceptable by the ASM-51. One way is to refer to their addresses, ie. 0 to 7 FH . The other way is with reference to bytes 20 H to 2 FH . Thus, bits $0-7$ can also be referred to as bits $20.0-20.7$, and bits $8-\mathrm{FH}$ are the same as $21.0-21.7$ and so on.

Each of the 16 bytes in this segment can also be addressed as a byte.
3. Scratch Pad Area: Bytes 30H through 7FH are available to the user as data RAM. However, if the stack pointer has been initialized to this area, enough number of bytes should be left aside to prevent SP data destruction.

Figure 4 shows the different segments of the on-chip RAM.


Figure 4. 128 Bytes of RAM Direct and Indirect Addressable

## SPECIAL FUNCTION REGISTERS:

Table 1 contains a list of all the SFRs and their addresses.
Comparing Table 1 and Figure 5 shows that all of the SFRs that are byte and bit addressable are located on the first column of the diagram in Figure 5.

Table 1

| Symbol | Name | Address |
| :---: | :---: | :---: |
| * ACC | Accumulator | OEOH |
| *B | B Register | OFOH |
| *PSW | Program Status Word | ODOH |
| SP | Stack Pointer | 81 H |
| DPTR | Data Pointer 2 Bytes |  |
| DPL | Low Byte | 82 H |
| DPH | High Byte | 83 H |
| *P0 | Port 0 | 80 H |
| *P1 | Port 1 | 90 H |
| *P2 | Port 2 | OAOH |
| *P3 | Port 3 | OBOH |
| *IP | Interrupt Priority Control | OB8H |
| *IE | Interrupt Enable Control | 0A8H |
| TMOD | Timer/Counter Mode Control | 89H |
| *TCON | Timer/Counter Control | 88 H |
| * + T2CON | Timer/Counter 2 Control | 0 C 8 H |
| TH0 | Timer/Counter 0 High Byte | 8 CH |
| TLO | Timer/Counter 0 Low Byte | 8AH |
| TH1 | Timer/Counter 1 High Byte | 8DH |
| TL1 | Timer/Counter 1 Low Byte | 8BH |
| + TH2 | Timer/Counter 2 High Byte | 0 CDH |
| + TL2 | Timer/Counter 2 Low Byte | 0 CCH |
| + RCAP2H | T/C 2 Capture Reg. High Byte | OCBH |
| + RCAP2L | T/C 2 Capture Reg. Low Byte | OCAH |
| *SCON | Serial Control | 98H |
| SBUF | Serial Data Buffer | 99 H |
| PCON | Power Control | 87H |

[^0]$+=8052$ only

## WHAT DO THE SFRs CONTAIN JUST AFTER POWER-ON OR A RESET?

Table 2 lists the contents of each SFR after power-on or a hardware reset.
Table 2. Contents of the SFRs after reset

| Register | Value in Binary |
| :---: | :---: |
| *ACC | 00000000 |
| *B | 00000000 |
| *PSW | 00000000 |
| SP | 00000111 |
| DPTR | 00000000 |
| DPH | 00000000 |
| DPL | 11111111 |
| *P0 | 11111111 |
| *P2 | 11111111 |
| *P3 | 11111111 |
| *IP | 8051 XXX00000, |
|  | 8052 XX000000 |
| *IE | $80510 \times$ OX00000, |
|  | $80520 \times 000000$ |
| TMOD | 00000000 |
| *TCON | 00000000 |
| +T2CON | 00000000 |
| TH0 | 00000000 |
| TLO | 00000000 |
| TH1 | 00000000 |
| TL1 | 00000000 |
| +TH2 | 00000000 |
| +TL2 | 00000000 |
| +RCAP2H | 00000000 |
| +RCAP2L | 00000000 |
| *SCON | 00000000 |
| SBUF | Indeterminate |
| PCON | HMOS 0XXXXXX |
|  | CHMOS 0XXX0000 |

[^1]MCS®-51 PROGRAMMER'S GUIDE AND INSTRUCTION SET

## SFR MEMORY MAP

| F8 |  |  |  |  |  |  |  | FF |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| F0 | B |  |  |  |  |  |  | F7 |
| E8 |  |  |  |  |  |  |  | EF |
| E0 | ACC |  |  |  |  |  |  | E7 |
| D8 |  |  |  |  |  |  |  | DF |
| D0 | PSW |  |  |  |  |  |  | D7 |
| C8 | T2CON |  | RCAP2L | RCAP2H | TL2 | TH2 |  | CF |
| C0 |  |  |  |  |  |  |  | C7 |
| B8 | IP |  |  |  |  |  |  | BF |
| B0 | P3 |  |  |  |  |  |  | B7 |
| A8 | IE |  |  |  |  |  |  | AF |
| A0 | P2 |  |  |  |  |  |  | A7 |
| 98 | SCON | SBUF |  |  |  |  |  | 9 F |
| 90 | P1 |  |  |  |  |  |  | 97 |
| 88 | TCON | TMOD | TLO | TL1 | THO | TH1 |  | 8 F |
| 80 | PO | SP | DPL | DPH |  |  | PCON | 87 |
|  |  |  |  | Figure 5 |  |  |  |  |

Those SFRs that have their bits assigned for various functions are listed in this section. A brief description of each bit is provided for quick reference. For more detailed information refer to the Architecture Chapter of this book.

## PSW: PROGRAM STATUS WORD. BIT ADDRESSABLE.

| CY | AC | F0 | RS1 | RS0 | OV |
| :--- | :---: | :--- | :---: | :---: | :---: |
| CY | PSW.7 | Carry Flag. |  |  |  |
| AC | PSW.6 | Auxiliary Carry Flag. |  |  |  |
| F0 | PSW.5 | Flag 0 available to the user for general purpose. |  |  |  |
| RS1 | PSW.4 | Register Bank selector bit 1 (SEE NOTE 1). |  |  |  |
| RS0 | PSW.3 | Register Bank selector bit 0 (SEE NOTE 1). |  |  |  |
| OV | PSW.2 | Overflow Flag. |  |  |  |
| - | PSW.1 | User definable flag. |  |  |  |
| P | PSW.0 | Parity flag. Set/cleared by hardware each instruction cycle to indicate an odd/even number of <br> '1' bits in the accumulator. |  |  |  |

NOTE:

1. The value presented by RS0 and RS1 selects the corresponding register bank.

| RS1 | RS0 | Register Bank | Address |
| :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | $00 \mathrm{H}-07 \mathrm{H}$ |
| 0 | 1 | 1 | $08 \mathrm{H}-0 \mathrm{FH}$ |
| 1 | 0 | 2 | $10 \mathrm{H}-17 \mathrm{H}$ |
| 1 | 1 | 3 | $18 \mathrm{H}-1 \mathrm{FH}$ |

## PCON: POWER CONTROL REGISTER. NOT BIT ADDRESSABLE.

| SMOD | - | - | - | GF1 | GF0 | PD | IDL |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

SMOD Double baud rate bit. If Timer 1 is used to generate baud rate and SMOD $=1$, the baud rate is doubled when the Serial Port is used in modes 1, 2, or 3.

- Not implemented, reserved for future use. *
- Not implemented, reserved for future use.*
- Not implemented, reserved for future use.*

GF1 General purpose flag bit.
GF0 General purpose flag bit.
PD Power Down bit. Setting this bit activates Power Down operation in the 80C51BH. (Available only in CHMOS).
IDL Idle Mode bit. Setting this bit activates Idle Mode operation in the 80C51BH. (Available only in CHMOS).
If 1 s are written to PD and IDL at the same time, PD takes precedence.
*User software should not write 1 s to reserved bits. These bits may be used in future MCS-51 products to invoke new features. In that case, the reset or inactive value of the new bit will be 0 , and its active value will be 1 .

## INTERRUPTS:

In order to use any of the interrupts in the MCS-51, the following three steps must be taken.

1. Set the EA (enable all) bit in the IE register to 1.
2. Set the corresponding individual interrupt enable bit in the IE register to 1 .
3. Begin the interrupt service routine at the corresponding Vector Address of that interrupt. See Table below.

| Interrupt <br> Source | Vector <br> Address |
| :---: | :---: |
| IE0 | 0003 H |
| TF0 | 000 BH |
| IE1 | 0013 H |
| TF1 | 001 BH |
| RI \& TI | 0023 H |
| TF2 \& EXF2 | 002 BH |

In addition, for external interrupts, pins $\overline{\text { INT0 }}$ and $\overline{\text { INT1 (P3.2 and P3.3) must be set to 1, and depending on whether }}$ the interrupt is to be level or transition activated, bits IT0 or IT1 in the TCON register may need to be set to 1 .

ITx = 0 level activated
$\mathrm{ITx}=1$ transition activated

## IE: INTERRUPT ENABLE REGISTER. BIT ADDRESSABLE.

If the bit is 0 , the corresponding interrupt is disabled. If the bit is 1 , the corresponding interrupt is enabled.

| $E A$ | - | $E T 2$ | $E S$ | ET1 | EX1 | ET0 | EX0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

EA IE. 7 Disables all interrupts. If $\mathrm{EA}=0$, no interrupt will be acknowledged. If EA $=1$, each interrupt source is individually enabled or disabled by setting or clearing its enable bit.

- IE. 6 Not implemented, reserved for future use.*

ET2 IE. 5 Enable or disable the Timer 2 overflow or capture interrupt (8052 only).
ES IE. 4 Enable or disable the serial port interrupt.
ET1 IE. 3 Enable or disable the Timer 1 overflow interrupt.
EX1 IE. 2 Enable or disable External Interrupt 1.
ET0 IE. 1 Enable or disable the Timer 0 overflow interrupt.
EX0 IE. $0 \quad$ Enable or disable External Interrupt 0.
*User software should not write 1 s to reserved bits. These bits may be used in future MCS-51 products to invoke new features. In that case, the reset or inactive value of the new bit will be 0 , and its active value will be 1 .

## ASSIGNING HIGHER PRIORITY TO ONE OR MORE INTERRUPTS:

In order to assign higher priority to an interrupt the corresponding bit in the IP register must be set to 1 .
Remember that while an interrupt service is in progress, it cannot be interrupted by a lower or same level interrupt.

## PRIORITY WITHIN LEVEL:

Priority within level is only to resolve simultaneous requests of the same priority level.
From high to low, interrupt sources are listed below:
IE0
TF0
IE1
TF1
RI or TI
TF2 or EXF2

## IP: INTERRUPT PRIORITY REGISTER. BIT ADDRESSABLE.

If the bit is 0 , the corresponding interrupt has a lower priority and if the bit is 1 the corresponding interrupt has a higher priority.

| - | - | PT2 | PS | PT1 | PX1 | PT0 | PX0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

- IP. 7 Not implemented, reserved for future use.*
- IP. 6 Not implemented, reserved for future use.*

PT2 IP. 5 Defines the Timer 2 interrupt priority level (8052 only).
PS IP. 4 Defines the Serial Port interrupt priority level.
PT1 IP. 3 Defines the Timer 1 interrupt priority level.
PX1 IP. 2 Defines External Interrupt 1 priority level.
PT0 IP. 1 Defines the Timer 0 interrupt priority level.
PX0 IP. 0 Defines the External Interrupt 0 priority level.
*User software should not write 1 s to reserved bits. These bits may be used in future MCS- 51 products to invoke new features. In that case, the reset or inactive value of the new bit will be 0 , and its active value will be 1 .

TCON: TIMER/COUNTER CONTROL REGISTER. BIT ADDRESSABLE.


TMOD: TIMER/COUNTER MODE CONTROL REGISTER. NOT BIT ADDRESSABLE.

| GATE | C/T |  | M1 | M0 | GATE | C/T | M1 | M0 |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| TIMER 1 TIMER 0 |  |  |  |  |  |  |  |  |
| GATE | When TRx (in TCON) is set and GATE = 1, TIMER/COUNTERx will run only while INTx pin is high (hardware control). When GATE $=0$, TIMER/COUNTERx will run only while TRx $=1$ (software control). |  |  |  |  |  |  |  |
| $\mathrm{C} / \overline{\mathrm{T}}$ | Timer or Counter selector. Cleared for Timer operation (input from internal system clock). Set for Counter operation (input from Tx input pin). |  |  |  |  |  |  |  |
| M1 | Mode selector bit. (NOTE 1) |  |  |  |  |  |  |  |
| M0 | Mode selector bit. (NOTE 1) |  |  |  |  |  |  |  |
| NOTE 1: |  |  |  |  |  |  |  |  |
| M1 | M0 |  | ratin |  |  |  |  |  |
| 0 | 0 | 0 | 13 | ime | S-48 | atible) |  |  |
| 0 | 1 | 1 | 16 | ime | unter |  |  |  |
| 1 | 0 | 2 | 8 - | uto-P | d Time | unter |  |  |
| 1 | 1 | 3 | (T | bits | an 8-bit is an 8 | er/Co | $\begin{aligned} & \text { r con } \\ & \text { s cor } \end{aligned}$ | d b <br> d |
| 1 | 1 | 3 |  | 1) T | Count | toppe |  |  |

## TIMER SET-UP

Tables 3 through 6 give some values for TMOD which can be used to set up Timer 0 in different modes.
It is assumed that only one timer is being used at a time. If it is desired to run Timers 0 and 1 simultaneously, in any mode, the value in TMOD for Timer 0 must be ORed with the value shown for Timer 1 (Tables 5 and 6).

For example, if it is desired to run Timer 0 in mode 1 GATE (external control), and Timer 1 in mode 2 COUNTER, then the value that must be loaded into TMOD is $69 \mathrm{H}(09 \mathrm{H}$ from Table 3 ORed with 60 H from Table 6).

Moreover, it is assumed that the user, at this point, is not ready to turn the timers on and will do that at a different point in the program by setting bit TRx (in TCON) to 1.

TIMER/COUNTER 0

## As a Timer:

Table 3

| MODE | TIMER 0 |  |  |
| :---: | :---: | :---: | :---: |
|  | FUNCTION | INTERNAL <br> CONTROL <br> (NOTE 1) | EXTERNAL <br> CONTROL <br> (NOTE 2) |
| 0 | 13-bit Timer | 00 H | 08 H |
| 1 | 16-bit Timer | 01 H | 09 H |
| 2 | 8-bit Auto-Reload | 02 H | OAH |
| 3 | two 8-bit Timers | 03 H | OBH |

As a Counter:
Table 4

| MODE | COUNTER 0 <br> FUNCTION | TMOD <br> INTERNAL <br> CONTROL <br> (NOTE 1) | EXTERNAL <br> CONTROL <br> (NOTE 2) |
| :---: | :---: | :---: | :---: |
|  |  | 13-bit Timer | 04 H |
| 1 | 16-bit Timer | 05 H | 0 CH |
| 2 | 8-bit Auto-Reload | 06 H | ODH |
| 3 | one 8-bit Counter | 07 H | 0 HH |

## NOTES:

1. The Timer is turned ON/OFF by setting/clearing bit TRO in the software.
2. The Timer is turned ON/OFF by the 1 to 0 transition on $\overline{\mathrm{NTO}}$ (P3.2) when TRO $=1$ (hardware control).

TIMER/COUNTER 1

## As a Timer:

Table 5

| MODE | TMOD |  |  |
| :---: | :---: | :---: | :---: |
|  |  | INTERNAL <br> CONTROL <br> (NOTE 1) | EXTERNAL <br> CONTROL <br> (NOTE 2) |
| 0 | 13-bit Timer | 00 H | 80 H |
| 1 | 16-bit Timer | 10 H | 90 H |
| 2 | 8-bit Auto-Reload | 20 H | AOH |
| 3 | does not run | 30 H | BOH |

## As a Counter:

Table 6

| MODE | COUNTER 1 <br> FUNCTION | TMOD <br>  | INTERNAL <br> CONTROL <br> (NOTE 1) |
| :---: | :---: | :---: | :---: |
|  |  |  |  |
| 1 | 13-bit Timer | 40 H | COH |
| 2 | 16-bit Timer | 50 H | DOH |
| 3 | 8-bit Auto-Reload |  |  |
| not available | 60 H | EOH |  |

## NOTES:

1. The Timer is turned ON/OFF by setting/clearing bit TR1 in the software.
2. The Timer is turned ON/OFF by the 1 to 0 transition on $\overline{\mathrm{NT} 1}$ (P3.3) when TR1 $=1$ (hardware control).

## T2CON: TIMER/COUNTER 2 CONTROL REGISTER. BIT ADDRESSABLE

## 8052 Only

| TF2 | EXF2 | RCLK | TCLK | EXEN2 | TR2 | C/T2 | CP/ $\overline{\mathrm{RL} 2}$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

TF2 T2CON. 7 Timer 2 overflow flag set by hardware and cleared by software. TF2 cannot be set when either RCLK $=1$ or CLK $=1$

EXF2 T2CON. 6 Timer 2 external flag set when either a capture or reload is caused by a negative transition on T2EX, and EXEN2 $=1$. When Timer 2 interrupt is enabled, EXF2 $=1$ will cause the CPU to vector to the Timer 2 interrupt routine. EXF2 must be cleared by software.
RCLK T2CON. 5 Receive clock flag. When set, causes the Serial Port to use Timer 2 overflow pulses for its receive clock in modes $1 \& 3$. RCLK $=0$ causes Timer 1 overflow to be used for the receive clock.
TLCK T2CON. 4 Transmit clock flag. When set, causes the Serial Port to use Timer 2 overflow pulses for its transmit clock in modes $1 \& 3$. TCLK $=0$ causes Timer 1 overflows to be used for the transmit clock.
EXEN2 T2CON. 3 Timer 2 external enable flag. When set, allows a capture or reload to occur as a result of negative transition on T2EX if Timer 2 is not being used to clock the Serial Port. EXEN2 $=0$ causes Timer 2 to ignore events at T2EX.
TR2 T2CON. 2 Software START/STOP control for Timer 2. A logic 1 starts the Timer.
$\mathrm{C} / \overline{\mathrm{T} 2} \quad \mathrm{~T} 2 \mathrm{CON} .1$ Timer or Counter select.
$0=$ Internal Timer. $1=$ External Event Counter (falling edge triggered).
CP/ $\overline{\mathrm{RL} 2}$ T2CON. 0 Capture/Reload flag. When set, captures will occur on negative transitions at T2EX if EXEN2 $=1$. When cleared, Auto-Reloads will occur either with Timer 2 overflows or negative transitions at T2EX when EXEN2 $=1$. When either RCLK $=1$ or TCLK $=1$, this bit is ignored and the Timer is forced to Auto-Reload on Timer 2 overflow.

## TIMER/COUNTER 2 SET-UP

Except for the baud rate generator mode, the values given for T2CON do not include the setting of the TR2 bit. Therefore, bit TR2 must be set, separately, to turn the Timer on.

As a Timer:
Table 7

| MODE | T2CON |  |
| :--- | :---: | :---: |
|  | INTERNAL <br> CONTROL <br> (NOTE 1) | EXTERNAL <br> CONTROL <br> (NOTE 2) |
| 16-bit Auto-Reload | 00 H | 08 H |
| 16-bit Capture | 01 H | 09 H |
| BAUD rate generator receive \& | 34 H | 36 H |
| transmit same baud rate | 24 H | 26 H |
| receive only | 14 H | 16 H |
| transmit only |  |  |

As a Counter:
Table 8

| MODE | TMOD |  |
| :---: | :---: | :---: |
|  | INTERNAL <br> CONTROL <br> (NOTE 1) | EXTERNAL <br> CONTROL <br> (NOTE 2) |
| 16-bit Auto-Reload | 02 H | OAH |
| 16-bit Capture | 03 H | OBH |

## NOTES:

1. Capture/Reload occurs only on Timer/Counter overflow.
2. Capture/Reload occurs on Timer/Counter overflow and a 1 to 0 transition on T2EX (P1.1) pin except when Timer 2 is used in the baud rate generating mode.

## SCON: SERIAL PORT CONTROL REGISTER. BIT ADDRESSABLE.



NOTE 1:

| SM0 | SM1 | Mode | Description | Baud Rate |
| :---: | :---: | :---: | :---: | :---: |
| 0 | 0 | 0 | SHIFT REGISTER | Fosc./12 |
| 0 | 1 | 1 | 8-Bit UART | Variable |
| 1 | 0 | 2 | 9-Bit UART | Fosc./64 OR |
| 1 | 1 | 3 | 9-Bit UART | Fosc./32 |
|  |  |  | Variable |  |

## SERIAL PORT SET-UP:

## Table 9

| MODE | SCON | SM2 VARIATION |
| :---: | :---: | :---: |
| 0 | 10 H | Single Processor |
| 1 | 50 H | Environment |
| 2 | 90 H | (SM2 $=0$ ) |
| 3 | DOH |  |
| 0 | NA | Multiprocessor |
| 1 | 70 H | Environment |
| 2 | BOH | (SM2 $=1$ ) |
| 3 | FOH |  |

## GENERATING BAUD RATES

## Serial Port in Mode 0:

Mode 0 has a fixed baud rate which is $1 / 12$ of the oscillator frequency. To run the serial port in this mode none of the Timer/Counters need to be set up. Only the SCON register needs to be defined.

$$
\text { Baud Rate }=\frac{\text { Osc Freq }}{12}
$$

## Serial Port in Mode 1:

Mode 1 has a variable baud rate. The baud rate can be generated by either Timer 1 or Timer 2 ( 8052 only).

## USING TIMER/COUNTER 1 TO GENERATE BAUD RATES:

For this purpose, Timer 1 is used in mode 2 (Auto-Reload). Refer to Timer Setup section of this chapter.

$$
\text { Baud Rate }=\frac{\mathrm{K} \times \text { Oscillator Freq. }}{32 \times 12 \times[256-(\mathrm{TH} 1)]}
$$

If $\operatorname{SMOD}=0$, then $K=1$.
If $\mathrm{SMOD}=1$, then $\mathrm{K}=2$. (SMOD is the PCON register).
Most of the time the user knows the baud rate and needs to know the reload value for TH1.
Therefore, the equation to calculate TH1 can be written as:

$$
\mathrm{TH} 1=256-\frac{\mathrm{K} \times \text { Osc Freq. }}{384 \times \text { baud rate }}
$$

TH1 must be an integer value. Rounding off TH1 to the nearest integer may not produce the desired baud rate. In this case, the user may have to choose another crystal frequency.

Since the PCON register is not bit addressable, one way to set the bit is logical ORing the PCON register. (ie, ORL PCON, $\# 80 \mathrm{H}$ ). The address of PCON is 87 H .

## USING TIMER/COUNTER 2 TO GENERATE BAUD RATES:

For this purpose, Timer 2 must be used in the baud rate generating mode. Refer to Timer 2 Setup Table in this chapter. If Timer 2 is being clocked through pin $\mathrm{T} 2(\mathrm{P} 1.0)$ the baud rate is:

$$
\text { Baud Rate }=\frac{\text { Timer } 2 \text { Overflow Rate }}{16}
$$

And if it is being clocked internally the baud rate is:

$$
\text { Baud Rate }=\frac{\text { Osc Freq }}{32 \times[65536-(\text { RCAP2H, RCAP2L })]}
$$

To obtain the reload value for RCAP2H and RCAP2L the above equation can be rewritten as:

$$
\text { RCAP2H, RCAP2L }=65536-\frac{\text { Osc Freq }}{32 \times \text { Baud Rate }}
$$

## SERIAL PORT IN MODE 2:

The baud rate is fixed in this mode and is $1 / 32$ or $1 / 64$ of the oscillator frequency depending on the value of the SMOD bit in the PCON register.

In this mode none of the Timers are used and the clock comes from the internal phase 2 clock.
SMOD $=1$, Baud Rate $=1 / 32$ Osc Freq.
SMOD $=0$, Baud Rate $=1 / 64$ Osc Freq.
To set the SMOD bit: ORL PCON, \#80H. The address of PCON is 87 H .

## SERIAL PORT IN MODE 3:

The baud rate in mode 3 is variable and sets up exactly the same as in mode 1.

## MCS®-51 INSTRUCTION SET

Table 10. 8051 Instruction Set Summary


| Mnemonic |  | Description | Byte | Oscillator Period |
| :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC OPERATIONS |  |  |  |  |
| ADD | A,Rn | Add register to Accumulator | 1 | 12 |
| ADD | A,direct | Add direct byte to Accumulator | 2 | 12 |
| ADD | A,@Ri | Add indirect RAM to Accumulator | 1 | 12 |
| ADD | A, \# data | Add immediate data to Accumulator | 2 | 12 |
| ADDC | A,Rn | Add register to Accumulator with Carry | 1 | 12 |
| ADDC | A,direct | Add direct byte to Accumulator with Carry | 2 | 12 |
| ADDC | A,@Ri | Add indirect RAM to Accumulator with Carry | 1 | 12 |
| ADDC | A, \#data | Add immediate data to Acc with Carry | 2 | 12 |
| SUBB | A,Rn | Subtract Register from Acc with borrow | 1 | 12 |
| SUBB | A,direct | Subtract direct byte from Acc with borrow | 2 | 12 |
| SUBB | A,@Ri | Subtract indirect RAM from ACC with borrow | 1 | 12 |
| SUBB | A, \#data | Subtract immediate data from Acc with borrow | 2 | 12 |
| INC | A | Increment Accumulator | 1 | 12 |
| INC | Rn | Increment register | 1 | 12 |
| INC | direct | Increment direct byte | 2 | 12 |
| INC | @Ri | Increment direct RAM | 1 | 12 |
| DEC | A | Decrement Accumulator | 1 | 12 |
| DEC | Rn | Decrement <br> Register | 1 | 12 |
| DEC | direct | Decrement direct byte | 2 | 12 |
| DEC | @Ri | Decrement indirect RAM | 1 | 12 |

All mnemonics copyrighted © Intel Corporation 1980

Table 10. 8051 Instruction Set Summary (Continued)

|  | nemonic | Description | Byte | Oscillator Period |
| :---: | :---: | :---: | :---: | :---: |
| ARITHMETIC OPERATIONS (Continued) |  |  |  |  |
| INC | DPTR | Increment Data Pointer | 1 | 24 |
| MUL | $A B$ | Multiply A \& B | 1 | 48 |
| DIV | $A B$ | Divide A by B | 1 | 48 |
| DA | A | Decimal Adjust Accumulator | 1 | 12 |
| LOGICAL OPERATIONS |  |  |  |  |
| ANL | A,Rn | AND Register to Accumulator | 1 | 12 |
| ANL | A,direct | AND direct byte to Accumulator | 2 | 12 |
| ANL | A,@Ri | AND indirect RAM to Accumulator | 1 | 12 |
| ANL | A, \# data | AND immediate data to Accumulator | 2 | 12 |
| ANL | direct,A | AND Accumulator to direct byte | 2 | 12 |
| ANL | direct, \# data | AND immediate data to direct byte | 3 | 24 |
| ORL | A,Rn | OR register to Accumulator | 1 | 12 |
| ORL | A,direct | OR direct byte to Accumulator | 2 | 12 |
| ORL | A,@Ri | OR indirect RAM to Accumulator | 1 | 12 |
| ORL | A, \# data | OR immediate data to Accumulator | 2 | 12 |
| ORL | direct,A | OR Accumulator to direct byte | 2 | 12 |
| ORL | direct, \# data | OR immediate data to direct byte | 3 | 24 |
| XRL | A,Rn | Exclusive-OR register to Accumulator | 1 | 12 |
| XRL | A, direct | Exclusive-OR direct byte to Accumulator | 2 | 12 |
| XRL | A,@Ri | Exclusive-OR indirect RAM to Accumulator | 1 | 12 |
| XRL | A, \# data | Exclusive-OR immediate data to Accumulator | 2 | 12 |
| XRL | direct,A | Exclusive-OR Accumulator to direct byte | 2 | 12 |
| XRL | direct, \# data | Exclusive-OR immediate data to direct byte | 3 | 24 |
| CLR | A | Clear Accumulator | 1 | 12 |
| CPL | A | Complement Accumulator | 1 | 12 |


| Mnemonic |  | Description | Byte | Oscillator Period |
| :---: | :---: | :---: | :---: | :---: |
| LOGICAL OPERATIONS (Continued) |  |  |  |  |
| RL | A | Rotate | 1 | 12 |
|  |  | Accumulator Left |  |  |
| RLC | A | Rotate | 1 | 12 |
|  |  | Accumulator Left through the Carry |  |  |
| RR | A | Rotate | 1 | 12 |
|  |  | Accumulator |  |  |
|  |  | Right |  |  |
| RRC | A | Rotate | 1 | 12 |
|  |  | Accumulator |  |  |
|  |  | Right through the Carry |  |  |
| SWAP | A | Swap nibbles | 1 | 12 |
|  |  | within the Accumulator |  |  |
| DATA TRANSFER |  |  |  |  |
| MOV | A,Rn | Move | 1 | 12 |
|  |  | register to |  |  |
|  |  | Accumulator |  |  |
| MOV | A, direct | Move direct byte to | 2 | 12 |
|  |  | Accumulator |  |  |
| MOV | A,@Ri | Move indirect | 1 | 12 |
|  |  | RAM to |  |  |
|  |  | Accumulator |  |  |
| MOV | A, \# data | Move | 2 | 12 |
|  |  | immediate <br> data to |  |  |
|  |  | Accumulator |  |  |
| MOV | Rn,A | Move | 1 | 12 |
|  |  | Accumulator to register |  |  |
| MOV | Rn,direct | Move direct | 2 | 24 |
|  |  | byte to <br> register |  |  |
| MOV | Rn, \#data | Move | 2 | 12 |
|  |  | immediate data to register |  |  |
| MOV | direct,A | Move | 2 | 12 |
|  |  | Accumulator to direct byte |  |  |
| MOV | direct, Rn | Move register | 2 | 24 |
|  |  | to direct byte |  |  |
| MOV | direct,direct | Move direct | 3 | 24 |
|  |  | byte to direct |  |  |
| MOV | direct,@Ri | Move indirect RAM to | 2 | 24 |
|  |  | direct byte |  |  |
| MOV | direct, \# data | Move | 3 | 24 |
|  |  | immediate data to direct byte |  |  |
| MOV | @Ri,A | Move | 1 | 12 |
|  |  | Accumulator to |  |  |
|  |  | indirect RAM |  |  |

All mnemonics copyrighted © Intel Corporation 1980

Table 10. 8051 Instruction Set Summary (Continued)

|  | Mnemonic | Description | Byte | Oscillator Period |
| :---: | :---: | :---: | :---: | :---: |
| DATA TRANSFER (Continued) |  |  |  |  |
| MOV | @Ri,direct | Move direct byte to indirect RAM | 2 | 24 |
| MOV | @Ri, \# data | Move immediate data to indirect RAM | 2 | 12 |
| MOV | DPTR, \#data16 | Load Data Pointer with a 16-bit constant | 3 | 24 |
| MOVC | A,@A+DPTR | Move Code byte relative to DPTR to Acc | 1 | 24 |
| MOVC | A,@A+PC | Move Code byte relative to PC to Acc | 1 | 24 |
| MOVX | A,@Ri | Move <br> External RAM (8-bit addr) to Acc | 1 | 24 |
| MOVX | A,@DPTR | Move <br> External RAM (16-bit addr) to Acc | 1 | 24 |
| MOVX | @Ri,A | Move Acc to <br> External RAM <br> (8-bit addr) | 1 | 24 |
| MOVX | @DPTR,A | Move Acc to External RAM (16-bit addr) | 1 | 24 |
| PUSH | direct | Push direct byte onto stack | 2 | 24 |
| POP | direct | Pop direct byte from stack | 2 | 24 |
| XCH | A,Rn | Exchange register with Accumulator | 1 | 12 |
| XCH | A, direct | Exchange direct byte with Accumulator | 2 | 12 |
| XCH | A,@Ri | Exchange <br> indirect RAM <br> with <br> Accumulator | 1 | 12 |
| XCHD | A,@Ri | Exchange loworder Digit indirect RAM with Acc | 1 | 12 |


| Mnemonic |  | Description | Byte | Oscillator Period |
| :---: | :---: | :---: | :---: | :---: |
| BOOLEAN VARIABLE MANIPULATION |  |  |  |  |
| CLR | C | Clear Carry | 1 | 12 |
| CLR | bit | Clear direct bit | 2 | 12 |
| SETB | C | Set Carry | 1 | 12 |
| SETB | bit | Set direct bit | 2 | 12 |
| CPL | C | Complement Carry | 1 | 12 |
| CPL | bit | Complement direct bit | 2 | 12 |
| ANL | C,bit | AND direct bit to CARRY | 2 | 24 |
| ANL | C,/bit | AND complement of direct bit to Carry | 2 | 24 |
| ORL | C,bit | OR direct bit to Carry | 2 | 24 |
| ORL | C,/bit | OR complement of direct bit to Carry | 2 | 24 |
| MOV | C,bit | Move direct bit to Carry | 2 | 12 |
| MOV | bit,C | Move Carry to direct bit | 2 | 24 |
|  | rel | Jump if Carry is set | 2 | 24 |
| JNC | rel | Jump if Carry not set | 2 | 24 |
| JB | bit,rel | Jump if direct Bit is set | 3 | 24 |
| JNB | bit,rel | Jump if direct Bit is Not set | 3 | 24 |
| JBC | bit,rel | Jump if direct Bit is set \& clear bit | 3 | 24 |
| PROGRAM BRANCHING |  |  |  |  |
| ACALL | addr11 | Absolute Subroutine Call | 2 | 24 |
| LCALL | addr16 | Long <br> Subroutine <br> Call | 3 | 24 |
| RET |  | Return from Subroutine | 1 | 24 |
| RETI |  | Return from interrupt | 1 | 24 |
| AJMP | addr11 | Absolute Jump | 2 | 24 |
| LJMP | addr16 | Long Jump | 3 | 24 |
| SJMP | rel | Short Jump (relative addr) | 2 | 24 |

All mnemonics copyrighted © Intel Corporation 1980

MCS®-51 PROGRAMMER’S GUIDE AND INSTRUCTION SET

Table 10. 8051 Instruction Set Summary (Continued)

| Mnemonic |  | Description | Byte | Oscillator Period |
| :---: | :---: | :---: | :---: | :---: |
| PROGRAM BRANCHING (Continued) |  |  |  |  |
| JMP | @A+DPTR | Jump indirect relative to the DPTR | 1 | 24 |
| JZ | rel | Jump if Accumulator is Zero | 2 | 24 |
| JNZ | rel | Jump if Accumulator is Not Zero | 2 | 24 |
| CJNE | A,direct,rel | Compare direct byte to Acc and Jump if Not Equal | 3 | 24 |
| CJNE | A, \# data,rel | Compare immediate to Acc and Jump if Not Equal | 3 | 24 |


| Mnemonic | Description | Byte | Oscillator <br> Period |
| :---: | :---: | :---: | :---: |
| PROGRAM BRANCHING (Continued) <br> CJNE Rn, \# data,rel | Compare <br> immediate to <br> register and <br> Jump if Not <br> Equal | 3 | 24 |
| CJNE @Ri, \#data,rel | Compare <br> immediate to <br> indirect and | 3 | 24 |
| DJNZ Rn,rel | Jump if Not <br> Equal <br> Decrement <br> register and <br> Jump if Not <br> Zero <br> Decrement <br> direct byte <br> and Jump if | 2 | 24 |
| NJNZ direct,rel | Not Zero <br> No Operation | 1 | 12 |

All mnemonics copyrighted © Intel Corporation 1980

Table 11. Instruction Opcodes in Hexadecimal Order

| Hex <br> Code | Number of Bytes | Mnemonic | Operands | $\begin{aligned} & \text { Hex } \\ & \text { Code } \end{aligned}$ | Number of Bytes | Mnemonic | Operands |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 00 | 1 | NOP |  | 33 | 1 | RLC | A |
| 01 | 2 | AJMP | code addr | 34 | 2 | ADDC | A, \# data |
| 02 | 3 | LJMP | code addr | 35 | 2 | ADDC | A, data addr |
| 03 | 1 | RR | A | 36 | 1 | ADDC | A, @R0 |
| 04 | 1 | INC | A | 37 | 1 | ADDC | A,@R1 |
| 05 | 2 | INC | data addr | 38 | 1 | ADDC | A,R0 |
| 06 | 1 | INC | @RO | 39 | 1 | ADDC | A,R1 |
| 07 | 1 | INC | @R1 | 3A | 1 | ADDC | A,R2 |
| 08 | 1 | INC | R0 | 3B | 1 | ADDC | A,R3 |
| 09 | 1 | INC | R1 | 3 C | 1 | ADDC | A,R4 |
| OA | 1 | INC | R2 | 3D | 1 | ADDC | A,R5 |
| OB | 1 | INC | R3 | 3E | 1 | ADDC | A,R6 |
| OC | 1 | INC | R4 | 3F | 1 | ADDC | A,R7 |
| OD | 1 | INC | R5 | 40 | 2 | JC | code addr |
| OE | 1 | INC | R6 | 41 | 2 | AJMP | code addr |
| OF | 1 | INC | R7 | 42 | 2 | ORL | data addr, A |
| 10 | 3 | JBC | bit addr, code addr | 43 | 3 | ORL | data addr, \# data |
| 11 | 2 | ACALL | code addr | 44 | 2 | ORL | A, \# data |
| 12 | 3 | LCALL | code addr | 45 | 2 | ORL | A, data addr |
| 13 | 1 | RRC | A | 46 | 1 | ORL | A, @R0 |
| 14 | 1 | DEC | A | 47 | 1 | ORL | A,@R1 |
| 15 | 2 | DEC | data addr | 48 | 1 | ORL | A,R0 |
| 16 | 1 | DEC | @R0 | 49 | 1 | ORL | A,R1 |
| 17 | 1 | DEC | @R1 | 4A | 1 | ORL | A,R2 |
| 18 | 1 | DEC | R0 | 4B | 1 | ORL | A,R3 |
| 19 | 1 | DEC | R1 | 4C | 1 | ORL | A,R4 |
| 1A | 1 | DEC | R2 | 4D | 1 | ORL | A,R5 |
| 1B | 1 | DEC | R3 | 4E | 1 | ORL | A,R6 |
| 1 C | 1 | DEC | R4 | 4F | 1 | ORL | A,R7 |
| 1D | 1 | DEC | R5 | 50 | 2 | JNC | code addr |
| 1E | 1 | DEC | R6 | 51 | 2 | ACALL | code addr |
| 1F | 1 | DEC | R7 | 52 | 2 | ANL | data addr, A |
| 20 | 3 | JB | bit addr, code addr | 53 | 3 | ANL | data addr, \# data |
| 21 | 2 | AJMP | code addr | 54 | 2 | ANL | A, \# data |
| 22 | 1 | RET |  | 55 | 2 | ANL | A, data addr |
| 23 | 1 | RL | A | 56 | 1 | ANL | A,@R0 |
| 24 | 2 | ADD | A, \# data | 57 | 1 | ANL | A,@R1 |
| 25 | 2 | ADD | A, data addr | 58 | 1 | ANL | A,R0 |
| 26 | 1 | ADD | A,@R0 | 59 | 1 | ANL | A,R1 |
| 27 | 1 | ADD | A,@R1 | 5A | 1 | ANL | A,R2 |
| 28 | 1 | ADD | A,R0 | 5B | 1 | ANL | A,R3 |
| 29 | 1 | ADD | A,R1 | 5C | 1 | ANL | A,R4 |
| 2A | 1 | ADD | A,R2 | 5D | 1 | ANL | A,R5 |
| 2B | 1 | ADD | A,R3 | 5E | 1 | ANL | A,R6 |
| 2C | 1 | ADD | A,R4 | 5F | 1 | ANL | A,R7 |
| 2D | 1 | ADD | A,R5 | 60 | 2 | JZ | code addr |
| 2E | 1 | ADD | A,R6 | 61 | 2 | AJMP | code addr |
| 2F | 1 | ADD | A,R7 | 62 | 2 | XRL | data addr, A |
| 30 | 3 | JNB | bit addr, code addr | 63 | 3 | XRL | data addr, \# data |
| 31 | 2 | ACALL | code addr | 64 | 2 | XRL | A, \# data |
| 32 | 1 | RETI |  | 65 | 2 | XRL | A,data addr |

Table 11. Instruction Opcodes in Hexadecimal Order (Continued)

| $\begin{aligned} & \text { Hex } \\ & \text { Code } \end{aligned}$ | Number of Bytes | Mnemonic | Operands | Hex Code | Number of Bytes | Mnemonic | Operands |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| 66 | 1 | XRL | A,@R0 | 99 | 1 | SUBB | A,R1 |
| 67 | 1 | XRL | A,@R1 | 9A | 1 | SUBB | A,R2 |
| 68 | 1 | XRL | A,R0 | 9B | 1 | SUBB | A,R3 |
| 69 | 1 | XRL | A,R1 | 9 C | 1 | SUBB | A,R4 |
| 6A | 1 | XRL | A,R2 | 9 D | 1 | SUBB | A,R5 |
| 6B | 1 | XRL | A,R3 | 9E | 1 | SUBB | A,R6 |
| 6C | 1 | XRL | A,R4 | 9 F | 1 | SUBB | A,R7 |
| 6D | 1 | XRL | A,R5 | A0 | 2 | ORL | C,/bit addr |
| 6E | 1 | XRL | A,R6 | A1 | 2 | AJMP | code addr |
| 6F | 1 | XRL | A,R7 | A2 | 2 | MOV | C,bit addr |
| 70 | 2 | JNZ | code addr | A3 | 1 | INC | DPTR |
| 71 | 2 | ACALL | code addr | A4 | 1 | MUL | AB |
| 72 | 2 | ORL | C,bit addr | A5 |  | reserved |  |
| 73 | 1 | JMP | @A+DPTR | A6 | 2 | MOV | @R0,data addr |
| 74 | 2 | MOV | A, \# data | A7 | 2 | MOV | @R1,data addr |
| 75 | 3 | MOV | data addr, \# data | A8 | 2 | MOV | R0,data addr |
| 76 | 2 | MOV | @RO, \#data | A9 | 2 | MOV | R1,data addr |
| 77 | 2 | MOV | @R1, \#data | AA | 2 | MOV | R2,data addr |
| 78 | 2 | MOV | R0, \# data | AB | 2 | MOV | R3,data addr |
| 79 | 2 | MOV | R1, \# data | AC | 2 | MOV | R4,data addr |
| 7A | 2 | MOV | R2, \# data | AD | 2 | MOV | R5,data addr |
| 7B | 2 | MOV | R3, \# data | AE | 2 | MOV | R6,data addr |
| 7C | 2 | MOV | R4, \# data | AF | 2 | MOV | R7,data addr |
| 7D | 2 | MOV | R5, \# data | B0 | 2 | ANL | C,/bit addr |
| 7E | 2 | MOV | R6, \# data | B1 | 2 | ACALL | code addr |
| 7F | 2 | MOV | R7, \# data | B2 | 2 | CPL | bit addr |
| 80 | 2 | SJMP | code addr | B3 | 1 | CPL | C |
| 81 | 2 | AJMP | code addr | B4 | 3 | CJNE | A, \# data, code addr |
| 82 | 2 | ANL | C,bit addr | B5 | 3 | CJNE | A, data addr, code addr |
| 83 | 1 | MOVC | A,@A+PC | B6 | 3 | CJNE | @R0, \# data,code addr |
| 84 | 1 | DIV | $A B$ | B7 | 3 | CJNE | @R1, \# data,code addr |
| 85 | 3 | MOV | data addr, data addr | B8 | 3 | CJNE | R0, \# data,code addr |
| 86 | 2 | MOV | data addr,@R0 | B9 | 3 | CJNE | R1, \# data,code addr |
| 87 | 2 | MOV | data addr,@R1 | BA | 3 | CJNE | R2, \# data,code addr |
| 88 | 2 | MOV | data addr,R0 | BB | 3 | CJNE | R3, \# data,code addr |
| 89 | 2 | MOV | data addr,R1 | BC | 3 | CJNE | R4,\# data,code addr |
| 8A | 2 | MOV | data addr,R2 | BD | 3 | CJNE | R5, \# data,code addr |
| 8B | 2 | MOV | data addr,R3 | BE | 3 | CJNE | R6, \# data,code addr |
| 8C | 2 | MOV | data addr,R4 | BF | 3 | CJNE | R7, \# data,code addr |
| 8D | 2 | MOV | data addr,R5 | C0 | 2 | PUSH | data addr |
| 8E | 2 | MOV | data addr,R6 | C1 | 2 | AJMP | code addr |
| 8F | 2 | MOV | data addr,R7 | C2 | 2 | CLR | bit addr |
| 90 | 3 | MOV | DPTR, \# data | C3 | 1 | CLR | C |
| 91 | 2 | ACALL | code addr | C4 | 1 | SWAP | A |
| 92 | 2 | MOV | bit addr, C | C5 | 2 | XCH | A, data addr |
| 93 | 1 | MOVC | A,@A+DPTR | C6 | 1 | XCH | A,@R0 |
| 94 | 2 | SUBB | A, \# data | C7 | 1 | XCH | A,@R1 |
| 95 | 2 | SUBB | A, data addr | C8 | 1 | XCH | A,R0 |
| 96 | 1 | SUBB | A,@R0 | C9 | 1 | XCH | A,R1 |
| 97 | 1 | SUBB | A,@R1 | CA | 1 | XCH | A,R2 |
| 98 | 1 | SUBB | A,R0 | CB | 1 | XCH | A,R3 |

Table 11. Instruction Opcodes in Hexadecimal Order (Continued)

| Hex Code | Number of Bytes | Mnemonic | Operands | $\begin{aligned} & \text { Hex } \\ & \text { Code } \end{aligned}$ | Number of Bytes | Mnemonic | Operands |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
| CC | 1 | XCH | A,R4 | E6 | 1 | MOV | A,@R0 |
| CD | 1 | XCH | A,R5 | E7 | 1 | MOV | A, @R1 |
| CE | 1 | XCH | A,R6 | E8 | 1 | MOV | A,Ro |
| CF | 1 | XCH | A,R7 | E9 | 1 | MOV | A,R1 |
| D0 | 2 | POP | data addr | EA | 1 | MOV | A,R2 |
| D1 | 2 | ACALL | code addr | EB | 1 | MOV | A,R3 |
| D2 | 2 | SETB | bit addr | EC | 1 | MOV | A,R4 |
| D3 | 1 | SETB | C | ED | 1 | MOV | A,R5 |
| D4 | 1 | DA | A | EE | 1 | MOV | A,R6 |
| D5 | 3 | DJNZ | data addr,code addr | EF | 1 | MOV | A,R7 |
| D6 | 1 | XCHD | A, @R0 | F0 | 1 | MOVX | @DPTR,A |
| D7 | 1 | XCHD | A,@R1 | F1 | 2 | ACALL | code addr |
| D8 | 2 | DJNZ | R0,code addr | F2 | 1 | MOVX | @Ro,A |
| D9 | 2 | DJNZ | R1,code addr | F3 | 1 | MOVX | @R1,A |
| DA | 2 | DJNZ | R2,code addr | F4 | 1 | CPL | A |
| DB | 2 | DJNZ | R3,code addr | F5 | 2 | MOV | data addr,A |
| DC | 2 | DJNZ | R4,code addr | F6 | 1 | MOV | @Ro,A |
| DD | 2 | DJNZ | R5,code addr | F7 | 1 | MOV | @R1,A |
| DE | 2 | DJNZ | R6,code addr | F8 | 1 | MOV | R0,A |
| DF | 2 | DJNZ | R7,code addr | F9 | 1 | MOV | R1,A |
| E0 | 1 | MOVX | A,@DPTR | FA | 1 | MOV | R2,A |
| E1 | 2 | AJMP | code addr | FB | 1 | MOV | R3,A |
| E2 | 1 | MOVX | A, @R0 | FC | 1 | MOV | R4,A |
| E3 | 1 | MOVX | A,@R1 | FD | 1 | MOV | R5,A |
| E4 | 1 | CLR | A | FE | 1 | MOV | R6,A |
| E5 | 2 | MOV | A,data addr | FF | 1 | MOV | R7,A |

## INSTRUCTION DEFINITIONS

ACALL addr11

## Function: Absolute Call

Description: ACALL unconditionally calls a subroutine located at the indicated address. The instruction increments the PC twice to obtain the address of the following instruction, then pushes the 16-bit result onto the stack (low-order byte first) and increments the Stack Pointer twice. The destination address is obtained by successively concatenating the five high-order bits of the incremented PC, opcode bits 7-5, and the second byte of the instruction. The subroutine called must therefore start within the same 2 K block of the program memory as the first byte of the instruction following ACALL. No flags are affected.

Example: Initially SP equals 07 H . The label "SUBRTN" is at program memory location 0345 H . After executing the instruction,

## ACALL SUBRTN

at location 0123 H , SP will contain 09 H , internal RAM locations 08 H and 09 H will contain 25 H and 01 H , respectively, and the PC will contain 0345 H .

Bytes: 2
Cycles: 2
Encoding: $\quad$ a10 a9 a8 1

Operation: ACALL
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$
$((\mathrm{SP})) \leftarrow\left(\mathrm{PC}_{7-0}\right)$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})+1$
$((\mathrm{SP})) \leftarrow\left(\mathrm{PC}_{15-8}\right)$
$\left(\mathrm{PC}_{10-0}\right) \leftarrow$ page address

ADD A, $<$ src-byte $>$

Function: Add
Description: ADD adds the byte variable indicated to the Accumulator, leaving the result in the Accumulator. The carry and auxiliary-carry flags are set, respectively, if there is a carry-out from bit 7 or bit 3 , and cleared otherwise. When adding unsigned integers, the carry flag indicates an overflow occured.

OV is set if there is a carry-out of bit 6 but not out of bit 7 , or a carry-out of bit 7 but not bit 6 ; otherwise OV is cleared. When adding signed integers, OV indicates a negative number produced as the sum of two positive operands, or a positive sum from two negative operands.

Four source operand addressing modes are allowed: register, direct, register-indirect, or immediate.

Example: The Accumulator holds 0 C 3 H (11000011B) and register 0 holds 0AAH (10101010B). The instruction,

ADD A,R0
will leave 6DH (01101101B) in the Accumulator with the AC flag cleared and both the carry flag and OV set to 1 .

ADD A,Rn
Bytes: 1
Cycles: 1

Encoding: $\quad$| 0 | 0 | 1 | 0 | 1 rrr |
| :--- | :--- | :--- | :--- | :--- | :--- |

Operation: ADD
$(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{Rn})$

## ADD A,direct

Bytes: 2
Cycles: 1

Encoding: $\quad$| 0 | 0 | 1 | 0 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: ADD
$(\mathrm{A}) \leftarrow(\mathrm{A})+($ direct $)$

```
ADD A,@Ri
    Bytes: 1
    Cycles: 1
    Encoding: 
Operation: ADD
    (A)}\leftarrow(\textrm{A})+((\mp@subsup{\textrm{R}}{\textrm{i}}{})
```

ADD A, \#data
Bytes: 2
Cycles: 1
Encoding:

| 0010 | 0 | 100 |
| :--- | :--- | :--- | :--- |

        immediate data
    Operation: ADD
        \((\mathrm{A}) \leftarrow(\mathrm{A})+\) \# data
    ADDC A, <src-byte>
Function: Add with Carry

Description: ADDC simultaneously adds the byte variable indicated, the carry flag and the Accumulator contents, leaving the result in the Accumulator. The carry and auxiliary-carry flags are set, respectively, if there is a carry-out from bit 7 or bit 3 , and cleared otherwise. When adding unsigned integers, the carry flag indicates an overflow occured.

OV is set if there is a carry-out of bit 6 but not out of bit 7, or a carry-out of bit 7 but not out of bit 6; otherwise OV is cleared. When adding signed integers, OV indicates a negative number produced as the sum of two positive operands or a positive sum from two negative operands.

Four source operand addressing modes are allowed: register, direct, register-indirect, or immediate.

Example: The Accumulator holds 0C3H (11000011B) and register 0 holds 0AAH (10101010B) with the carry flag set. The instruction,

ADDC A,R0
will leave 6EH (01101110B) in the Accumulator with AC cleared and both the Carry flag and OV set to 1 .

```
ADDC A,Rn
    Bytes: 1
    Cycles: 1
    Encoding: \00011
    Operation: ADDC
        (A) }\leftarrow(\textrm{A})+(\textrm{C})+(\mp@subsup{\textrm{R}}{\textrm{n}}{}
```

ADDC A,direct
Bytes: 2
Cycles: 1

Operation: ADDC
$(\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{C})+$ (direct)
ADDC A,@Ri
Bytes: 1
Cycles: 1

    Encoding: \(\quad\)\begin{tabular}{|llll|llll}
    0 \& 0 \& 1 \& 1 \& 0 \& 1 \& 1 \& 1 <br>
\hline
\end{tabular}

    Operation: ADDC
                                    \((\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{C})+\left(\left(\mathrm{R}_{\mathrm{i}}\right)\right)\)
    ADDC A,\# data
Bytes: 2
Cycles: 1

    Encoding: \(\quad\)\begin{tabular}{|lll|llll|}
    \hline 0 \& 0 \& 1 \& 1 \& 0 \& 1 \& 0 <br>
\hline

$\quad$

\hline immediate data <br>
\hline
\end{tabular}

    Operation: ADDC
        \((\mathrm{A}) \leftarrow(\mathrm{A})+(\mathrm{C})+\) \#data
    
## AJMP addr11

Function: Absolute Jump
Description: AJMP transfers program execution to the indicated address, which is formed at run-time by concatenating the high-order five bits of the PC (after incrementing the PC twice), opcode bits $7-5$, and the second byte of the instruction. The destination must therefore be within the same 2 K block of program memory as the first byte of the instruction following AJMP.

Example: The label "JMPADR" is at program memory location 0123 H . The instruction,
AJMP JMPADR
is at location 0345 H and will load the PC with 0123 H .
Bytes: 2
Cycles: 2

Encoding: $\quad$\begin{tabular}{|l|llll|l|}
\hline a10 a9 a8 0 \& 0 \& 0 \& 0 \& 1 <br>
\hline

$\quad$

a7 a6 a5 a4 <br>
\hline
\end{tabular}

Operation: AJMP
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
$\left(\mathrm{PC}_{10-0}\right) \leftarrow$ page address

ANL < dest-byte>, <src-byte $>$

Function: Logical-AND for byte variables
Description: ANL performs the bitwise logical-AND operation between the variables indicated and stores the results in the destination variable. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the Accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the Accumulator or immediate data.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

Example: If the Accumulator holds $0 \mathrm{C} 3 \mathrm{H}(11000011 \mathrm{~B})$ and register 0 holds 55 H (01010101B) then the instruction,

ANL A,R0
will leave 41H (01000001B) in the Accumulator.
When the destination is a directly addressed byte, this instruction will clear combinations of bits in any RAM location or hardware register. The mask byte determining the pattern of bits to be cleared would either be a constant contained in the instruction or a value computed in the Accumulator at run-time. The instruction,

ANL P1,\#01110011B
will clear bits 7,3 , and 2 of output port 1 .

ANL A,Rn
Bytes: 1
Cycles: 1

Encoding: $\quad$| 0 | 1 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- |

Operation: ANL $(\mathrm{A}) \leftarrow(\mathrm{A}) \wedge(\mathrm{Rn})$

ANL A,direct
Bytes: 2
Cycles: 1

Encoding: \begin{tabular}{|llll|llll|}
\hline 0 \& 1 \& 0 \& 1 \& 0 \& 1 \& 0 \& 1 <br>
\hline

$\quad$

\hline direct address <br>
\hline
\end{tabular}

Operation: ANL

$$
(\mathrm{A}) \leftarrow(\mathrm{A}) \wedge(\text { direct })
$$

ANL A,@Ri
Bytes: 1
Cycles: 1

Encoding: $\quad$\begin{tabular}{|lll|l|l|l|}
\hline 0 \& 1 \& 0 \& 1 \& 0 \& 1

 1 

i <br>
\hline
\end{tabular}

Operation: ANL
$(\mathrm{A}) \leftarrow(\mathrm{A}) \wedge((\mathrm{Ri}))$
ANL A, \#data
Bytes: 2
Cycles: 1

Encoding: $\quad$\begin{tabular}{|llll|llll|}
\hline 0 \& 1 \& 0 \& 1 \& 0 \& 1 \& 0 \& 0 <br>
\hline

$\quad$

immediate data <br>
\hline
\end{tabular}

Operation: ANL
(A) $\leftarrow(\mathrm{A}) \wedge \#$ data

ANL direct,A
Bytes: 2
Cycles: 1

Encoding: \begin{tabular}{|llll|llll|}
\hline 0 \& 1 \& 0 \& 1 \& 0 \& 0 \& 1 \& 0 <br>
\hline

$\quad$

direct address <br>
\hline
\end{tabular}

Operation: ANL
$($ direct $) \leftarrow($ direct $) \wedge($ A $)$

ANL direct, \#data
Bytes: 3
Cycles: 2

Encoding: \begin{tabular}{|llll|llll|}
\hline 0 \& 1 \& 0 \& 1 \& 0 \& 0 \& 1 \& 1 <br>
\hline

$\quad$

\hline
\end{tabular}

Operation: ANL
(direct) $\leftarrow$ (direct) $\wedge$ \#data
ANL C, <src-bit>
Function: Logical-AND for bit variables
Description: If the Boolean value of the source bit is a logical 0 then clear the carry flag; otherwise leave the carry flag in its current state. A slash ("/") preceding the operand in the assembly language indicates that the logical complement of the addressed bit is used as the source value, but the source bit itself is not affected. No other flags are affected.

Example: $\quad$ Set the carry flag if, and only if, $\mathrm{P} 1.0=1$, ACC. $7=1$, and $\mathrm{OV}=0$ :
MOV C,P1.0 ;LOAD CARRY WITH INPUT PIN STATE
ANL C,ACC. 7 ;AND CARRY WITH ACCUM. BIT 7

ANL C,/OV ;AND WITH INVERSE OF OVERFLOW FLAG

ANL C,bit
Bytes: 2
Cycles: 2

Encoding: $\quad$| 1 | 0 | 0 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |$\quad$ bit address

Operation: ANL
$(\mathrm{C}) \leftarrow(\mathrm{C}) \wedge$ (bit)

ANL C,/bit
Bytes: 2
Cycles: 2

Operation: ANL
$(\mathrm{C}) \leftarrow(\mathrm{C}) \wedge \neg$ (bit)

CJNE <dest-byte>,<src-byte>, rel

Function: Compare and Jump if Not Equal.
Description: CJNE compares the magnitudes of the first two operands, and branches if their values are not equal. The branch destination is computed by adding the signed relative-displacement in the last instruction byte to the PC, after incrementing the PC to the start of the next instruction. The carry flag is set if the unsigned integer value of $<$ dest-byte $>$ is less than the unsigned integer value of $<$ src-byte $>$; otherwise, the carry is cleared. Neither operand is affected.

The first two operands allow four addressing mode combinations: the Accumulator may be compared with any directly addressed byte or immediate data, and any indirect RAM location or working register can be compared with an immediate constant.

Example: The Accumulator contains 34 H . Register 7 contains 56 H . The first instruction in the sequence,

|  | CJNE | R7, \# 60H, N |  |
| :---: | :---: | :---: | :---: |
| ; |  |  | $\mathrm{R} 7=60 \mathrm{H}$. |
| NOT__EQ: | JC | REQ__LOW | IF R7<60H. |
| ; |  |  | R7 $>60 \mathrm{H}$. |

sets the carry flag and branches to the instruction at label NOT__EQ. By testing the carry flag, this instruction determines whether R7 is greater or less than 60 H .

If the data being presented to Port 1 is also 34 H , then the instruction,
WAIT: CJNE A,P1,WAIT
clears the carry flag and continues with the next instruction in sequence, since the Accumulator does equal the data read from P1. (If some other value was being input on P1, the program will loop at this point until the P1 data changes to 34 H .)

## CJNE A,direct,rel

Bytes: 3
Cycles: 2

Encoding: $\quad$\begin{tabular}{|llll|llll|}
\hline 1 \& 0 \& 1 \& 1 \& 0 \& 1 \& 0 \& 1 <br>
\hline

$\quad$

direct address $\quad$ rel. address <br>
\hline
\end{tabular}

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
IF (A) $<>$ (direct)
THEN
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ relative offset
IF $(\mathrm{A})<($ direct $)$
THEN
(C) $\leftarrow 1$

ELSE
$(C) \longleftarrow 0$

CJNE A,\#data,rel
Bytes: 3
Cycles: 2

Encoding: $\quad$| 1 | 0 | 1 | 1 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

immediate data rel. address
Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
IF (A) <> data
THEN
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ relative offset
IF (A) < data
THEN
(C) $\leftarrow 1$

ELSE
(C) $\leftarrow 0$

CJNE Rn,\# data,rel
Bytes: 3
Cycles: 2

| Encoding: | 1011 | 1 rrr | immediate data | rel. address |
| :---: | :---: | :---: | :---: | :---: |

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
IF (Rn) <> data
THEN
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ relative offset
IF (Rn) < data
THEN
$(\mathrm{C}) \leftarrow 1$
ELSE
(C) $\leftarrow 0$

## CJNE @Ri,\#data,rel

Bytes: 3
Cycles: 2

Encoding: \begin{tabular}{|llll|llll|}
\hline 1 \& 0 \& 1 \& 1 \& 0 \& 1 \& 1 \& i <br>
\hline

$\quad$

immediate data <br>
\hline

$\quad$

rel. address <br>
\hline
\end{tabular}

Operation: $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
IF ((Ri)) <> data
THEN
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ relative offset
IF ((Ri)) < data
THEN
(C) $\leftarrow 1$

ELSE
(C) $\leftarrow 0$

CLR A

| Function: | Clear Accumulator |  |
| :---: | :---: | :---: |
| Description: | The Accumulator is cleared (all bits set on zero). No flags are affected. |  |
| Example: | The Accumulator contains 5CH (01011100B). The instruction, |  |
|  | CLR A |  |
|  | will leave t | Accumul |
| Bytes: | 1 |  |
| Cycles: | 1 |  |
| Encoding: | 1110 | 0100 |
| Operation: | $\begin{aligned} & \mathrm{CLR} \\ & (\mathrm{~A}) \leftarrow 0 \end{aligned}$ |  |

CLR bit

Function: Clear bit
Description: The indicated bit is cleared (reset to zero). No other flags are affected. CLR can operate on the carry flag or any directly addressable bit.

Example: Port 1 has previously been written with 5DH (01011101B). The instruction,
CLR P1.2
will leave the port set to $59 \mathrm{H}(01011001 \mathrm{~B})$.

CLR C
Bytes: 1
Cycles: 1

Encoding: $\quad$| 1 | 1 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: CLR
$(\mathrm{C}) \leftarrow 0$

CLR bit
Bytes: 2
Cycles: 1

Operation: CLR
(bit) $\longleftarrow 0$

CPL A
Function: Complement Accumulator
Description: Each bit of the Accumulator is logically complemented (one's complement). Bits which previously contained a one are changed to a zero and vice-versa. No flags are affected.

Example: The Accumulator contains 5CH (01011100B). The instruction,
CPL A
will leave the Accumulator set to 0A3H (10100011B).
Bytes: 1
Cycles: 1

Encoding: $\quad$| 1 | 1 | 1 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: CPL
$(\mathrm{A}) \leftarrow \neg(\mathrm{A})$

CPL bit

Function: Complement bit
Description: The bit variable specified is complemented. A bit which had been a one is changed to zero and vice-versa. No other flags are affected. CLR can operate on the carry or any directly addressable bit.

Note: When this instruction is used to modify an output pin, the value used as the original data will be read from the output data latch, not the input pin.

Example: Port 1 has previously been written with 5BH (01011101B). The instruction sequence,
CPL P1.1
CPL P1.2
will leave the port set to 5BH (01011011B).
CPL C
Bytes: 1
Cycles: 1
Encoding:

| 1011 | 0 | 011 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: CPL
$(\mathrm{C}) \leftarrow \neg(\mathrm{C})$

CPL bit
Bytes: 2

Cycles: 1

Encoding: \begin{tabular}{|lll|llll|}
\hline 1 \& 0 \& 1 \& 1 \& 0 \& 0 \& 1 <br>
\hline

$\quad$

bit address <br>
\hline
\end{tabular}

Operation: CPL
(bit) $\leftarrow \neg$ (bit)

DA A
Function:
Decimal-adjust Accumulator for Addition
Description: DA A adjusts the eight-bit value in the Accumulator resulting from the earlier addition of two variables (each in packed-BCD format), producing two four-bit digits. Any ADD or ADDC instruction may have been used to perform the addition.

If Accumulator bits 3-0 are greater than nine (xxxx1010-xxxx1111), or if the AC flag is one, six is added to the Accumulator producing the proper BCD digit in the low-order nibble. This internal addition would set the carry flag if a carry-out of the low-order four-bit field propagated through all high-order bits, but it would not clear the carry flag otherwise.

If the carry flag is now set, or if the four high-order bits now exceed nine (1010xxxx-111xxxx), these high-order bits are incremented by six, producing the proper BCD digit in the high-order nibble. Again, this would set the carry flag if there was a carry-out of the high-order bits, but wouldn't clear the carry. The carry flag thus indicates if the sum of the original two BCD variables is greater than 100, allowing multiple precision decimal addition. OV is not affected.

All of this occurs during the one instruction cycle. Essentially, this instruction performs the decimal conversion by adding $00 \mathrm{H}, 06 \mathrm{H}, 60 \mathrm{H}$, or 66 H to the Accumulator, depending on initial Accumulator and PSW conditions.

Note: DA A cannot simply convert a hexadecimal number in the Accumulator to BCD notation, nor does DA A apply to decimal subtraction.

Example: The Accumulator holds the value 56 H (01010110B) representing the packed BCD digits of the decimal number 56. Register 3 contains the value 67 H ( 01100111 B ) representing the packed BCD digits of the decimal number 67. The carry flag is set. The instruction sequence.

| ADDC | A,R3 |
| :--- | :--- |
| DA | A |

will first perform a standard twos-complement binary addition, resulting in the value OBEH (10111110) in the Accumulator. The carry and auxiliary carry flags will be cleared.

The Decimal Adjust instruction will then alter the Accumulator to the value 24 H (00100100B), indicating the packed BCD digits of the decimal number 24, the low-order two digits of the decimal sum of 56, 67, and the carry-in. The carry flag will be set by the Decimal Adjust instruction, indicating that a decimal overflow occurred. The true sum 56, 67, and 1 is 124.

BCD variables can be incremented or decremented by adding 01 H or 99 H . If the Accumulator initially holds 30 H (representing the digits of 30 decimal), then the instruction sequence,

## ADD A, \# 99H

DA A
will leave the carry set and 29 H in the Accumulator, since $30+99=129$. The low-order byte of the sum can be interpreted to mean $30-1=29$.

Bytes: 1
Cycles: 1

Encoding:


Operation: DA
-contents of Accumulator are BCD
IF $\quad\left[\left[\left(\mathrm{A}_{3-0}\right)>9\right] \vee[(\mathrm{AC})=1]\right]$
$\operatorname{THEN}\left(\mathrm{A}_{3-0}\right) \leftarrow\left(\mathrm{A}_{3-0}\right)+6$
AND
IF $\quad\left[\left[\left(\mathrm{A}_{7-4}\right)>9\right] \vee[(\mathrm{C})=1]\right]$
$\operatorname{THEN}\left(\mathrm{A}_{7-4}\right) \leftarrow\left(\mathrm{A}_{7-4}\right)+6$

DEC byte

Function: Decrement
Description: The variable indicated is decremented by 1 . An original value of 00 H will underflow to 0 FFH . No flags are affected. Four operand addressing modes are allowed: accumulator, register, direct, or register-indirect.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

Example: Register 0 contains 7FH (01111111B). Internal RAM locations 7EH and 7FH contain 00H and 40 H , respectively. The instruction sequence,

DEC @R0
DEC R0
DEC @R0
will leave register 0 set to 7 EH and internal RAM locations 7 EH and 7 FH set to 0 FFH and 3 FH .

DEC A
Bytes: 1
Cycles: 1

Encoding: $\quad$| 0 | 0 | 0 | 1 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: DEC
$(\mathrm{A}) \leftarrow(\mathrm{A})-1$

DEC Rn
Bytes: 1
Cycles: 1

Encoding: | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- |$\quad$ r r r

Operation: DEC
$(\mathrm{Rn}) \leftarrow(\mathrm{Rn})-1$

DEC direct
Bytes: 2
Cycles: 1

Encoding: | 0 | 0 | 0 | 1 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |
| $\quad$ direct address |  |  |  |  |  |  |  |

Operation: DEC
(direct) $\leftarrow$ (direct) -1

DEC @Ri
Bytes: 1
Cycles: 1
Encoding:
$0001011 i$
Operation: DEC
$((\mathrm{Ri})) \leftarrow((\mathrm{Ri}))-1$

DIV $A B$

Function: Divide
Description: DIV AB divides the unsigned eight-bit integer in the Accumulator by the unsigned eight-bit integer in register B. The Accumulator receives the integer part of the quotient; register B receives the integer remainder. The carry and OV flags will be cleared.

Exception: if B had originally contained 00 H , the values returned in the Accumulator and Bregister will be undefined and the overflow flag will be set. The carry flag is cleared in any case.

Example: The Accumulator contains 251 ( 0 FBH or 11111011B) and B contains 18 (12H or 00010010B). The instruction,

DIV AB
will leave 13 in the Accumulator (0DH or 00001101B) and the value $17(11 \mathrm{H}$ or 00010001 B$)$ in $B$, since $251=(13 \times 18)+17$. Carry and OV will both be cleared.
Bytes: 1
Cycles: 4

Encoding: $\quad$| 1 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: DIV
$\stackrel{(\mathrm{A})_{15-8}}{(\mathrm{~B})_{7-0}} \leftarrow(\mathrm{~A}) /(\mathrm{B})$

DJNZ <byte>,<rel-addr>

Function: Decrement and Jump if Not Zero
Description: DJNZ decrements the location indicated by 1, and branches to the address indicated by the second operand if the resulting value is not zero. An original value of 00 H will underflow to OFFH. No flags are affected. The branch destination would be computed by adding the signed relative-displacement value in the last instruction byte to the PC , after incrementing the PC to the first byte of the following instruction.

The location decremented may be a register or directly addressed byte.
Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

Example: Internal RAM locations $40 \mathrm{H}, 50 \mathrm{H}$, and 60 H contain the values $01 \mathrm{H}, 70 \mathrm{H}$, and 15 H , respectively. The instruction sequence,

DJNZ 40H,LABEL_1
DJNZ 50H,LABEL__2
DJNZ 60H,LABEL__3
will cause a jump to the instruction at label LABEL__2 with the values $00 \mathrm{H}, 6 \mathrm{FH}$, and 15 H in the three RAM locations. The first jump was not taken because the result was zero.

This instruction provides a simple way of executing a program loop a given number of times, or for adding a moderate time delay (from 2 to 512 machine cycles) with a single instruction. The instruction sequence,

|  | MOV | R2,\#8 |
| :--- | :--- | :--- |
| TOGGLE: | CPL | P1.7 |
|  | DJNZ | R2,TOGGLE |

will toggle P1.7 eight times, causing four output pulses to appear at bit 7 of output Port 1. Each pulse will last three machine cycles; two for DJNZ and one to alter the pin.

DJNZ Rn,rel
Bytes: 2
Cycles: 2

Encoding: $\quad$\begin{tabular}{|llll|lll|}
\hline 1 \& 1 \& 0 \& 1 \& 1 \& r \& r <br>
\hline

$\quad$

\hline
\end{tabular}

Operation: DJNZ
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
$(\mathrm{Rn}) \leftarrow(\mathrm{Rn})-1$
IF $(\mathrm{Rn})>0$ or $(\mathrm{Rn})<0$
THEN

$$
(\mathrm{PC}) \leftarrow(\mathrm{PC})+\text { rel }
$$

DJNZ direct,rel
Bytes: 3
Cycles: 2

Encoding: \begin{tabular}{|llll|lllll|}
\hline 1 \& 1 \& 0 \& 1 \& 0 \& 1 \& 0 \& 1 <br>
\hline

$\quad$

\hline direct address <br>
\hline

$\quad$

rel. address <br>
\hline
\end{tabular}

Operation: DJNZ
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
(direct) $\leftarrow$ (direct) -1
IF (direct) $>0$ or (direct) $<0$ THEN

$$
(\mathrm{PC}) \leftarrow(\mathrm{PC})+\text { rel }
$$

INC < byte>
Function: Increment
Description: INC increments the indicated variable by 1 . An original value of 0 FFH will overflow to 00 H . No flags are affected. Three addressing modes are allowed: register, direct, or register-indirect.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

Example: Register 0 contains 7EH ( 011111110 B ). Internal RAM locations 7EH and 7FH contain 0FFH and 40 H , respectively. The instruction sequence,

INC @R0
INC R0
INC @R0
will leave register 0 set to 7 FH and internal RAM locations 7 EH and 7 FH holding (respectively) 00 H and 41 H .

INC A
Bytes: 1
Cycles: 1

Encoding: | 0 | 0 | 0 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: INC
$(\mathrm{A}) \leftarrow(\mathrm{A})+1$

```
INC Rn
```

    Bytes: 1
        Cycles: 1
    Encoding: \(\quad\)\begin{tabular}{|lll|l|l|}
    \hline 0 \& 0 \& 0 \& 0 \& $1 r$
\end{tabular}

    Operation: INC
        \((\mathrm{Rn}) \leftarrow(\mathrm{Rn})+1\)
    INC direct
Bytes: 2
Cycles: 1

    Encoding: \begin{tabular}{|llll|llll|}
    \hline 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& 0 \& $1 \quad$ direct address <br>
\hline
\end{tabular}

    Operation: INC
        (direct) \(\leftarrow\) (direct) +1
    INC @Ri
Bytes: 1
Cycles: 1
Encoding: $\quad 0 \quad 0 \quad 0 \quad 0 \quad 011 i$
Operation: INC
$((\mathrm{Ri})) \leftarrow((\mathrm{Ri}))+1$
INC DPTR
Function: Increment Data Pointer
Description: Increment the 16 -bit data pointer by 1 . A 16 -bit increment (modulo $2^{16}$ ) is performed; an
overflow of the low-order byte of the data pointer (DPL) from OFFH to 00 H will increment
the high-order byte (DPH). No flags are affected.
This is the only 16 -bit register which can be incremented.
Example: Registers DPH and DPL contain 12H and 0FEH, respectively. The instruction sequence,
INC DPTR
INC DPTR
INC DPTR
will change DPH and DPL to 13 H and 01 H .
Bytes: 1
Cycles: 2

Encoding: $\quad$| 1 | 0 | 1 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: INC
$($ DPTR $) \leftarrow($ DPTR $)+1$

Function: Jump if Bit set
Description: If the indicated bit is a one, jump to the address indicated; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. The bit tested is not modified. No flags are affected.

Example: The data present at input port 1 is $11001010 B$. The Accumulator holds 56 ( $01010110 B$ ). The instruction sequence,

## P1.2,LABEL1

JB ACC.2,LABEL2
will cause program execution to branch to the instruction at label LABEL2.
Bytes: 3
Cycles: 2

Encoding: \begin{tabular}{|llll|llll|}
\hline 0 \& 0 \& 1 \& 0 \& 0 \& 0 \& 0 \& 0 <br>
\hline

$\quad$

\hline bit address <br>
\hline
\end{tabular}

Operation: JB
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
IF (bit) $=1$
THEN

$$
(\mathrm{PC}) \leftarrow(\mathrm{PC})+\text { rel }
$$

Function: Jump if Bit is set and Clear bit
Description: If the indicated bit is one, branch to the address indicated; otherwise proceed with the next instruction. The bit will not be cleared if it is already a zero. The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. No flags are affected.

Note: When this instruction is used to test an output pin, the value used as the original data will be read from the output data latch, not the input pin.

Example: The Accumulator holds 56H (01010110B). The instruction sequence,
JBC ACC.3,LABEL1
JBC ACC.2,LABEL2
will cause program execution to continue at the instruction identified by the label LABEL2, with the Accumulator modified to $52 \mathrm{H}(01010010 \mathrm{~B})$.

Bytes: 3
Cycles: 2

| Encoding: | 0001 | 0000 | bit address | rel. address |
| :---: | :---: | :---: | :---: | :---: |
| Operation: | $\begin{aligned} & \mathrm{JBC} \\ & (\mathrm{PC}) \leftarrow(\mathrm{PC})+3 \end{aligned}$ |  |  |  |
|  |  |  |  |  |
|  |  |  |  |  |
|  | THEN |  |  |  |
|  |  | (bit) $\leftarrow 0$ |  |  |
|  |  | $(\mathrm{PC}) \leftarrow($ |  |  |

JC rel


Function: Jump indirect
Description: Add the eight-bit unsigned contents of the Accumulator with the sixteen-bit data pointer, and load the resulting sum to the program counter. This will be the address for subsequent instruction fetches. Sixteen-bit addition is performed (modulo $2^{16}$ ): a carry-out from the low-order eight bits propagates through the higher-order bits. Neither the Accumulator nor the Data Pointer is altered. No flags are affected.

Example: An even number from 0 to 6 is in the Accumulator. The following sequence of instructions will branch to one of four AJMP instructions in a jump table starting at JMP__TBL:

| MOV | DPTR, \# JMP__TBL |
| :--- | :--- |
| JMP | @A+ DPTR |
| AJMP | LABEL0 |
| AJMP | LABEL1 |
| AJMP | LABEL2 |
| AJMP | LABEL3 |

If the Accumulator equals 04 H when starting this sequence, execution will jump to label LABEL2. Remember that AJMP is a two-byte instruction, so the jump instructions start at every other address.

Bytes: 1
Cycles: 2

Encoding: $\quad$| 0 | 1 | 1 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: JMP
$(\mathrm{PC}) \leftarrow(\mathrm{A})+(\mathrm{DPTR})$

JNB bit,rel

Function: Jump if Bit Not set
Description: If the indicated bit is a zero, branch to the indicated address; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the third instruction byte to the PC, after incrementing the PC to the first byte of the next instruction. The bit tested is not modified. No flags are affected.

Example: The data present at input port 1 is 11001010 B . The Accumulator holds 56 H ( 01010110 B ). The instruction sequence,

JNB P1.3,LABEL1
JNB ACC.3,LABEL2
will cause program execution to continue at the instruction at label LABEL2.
Bytes: 3
Cycles: 2

Encoding: $\quad$\begin{tabular}{llll|llll|}
\hline 0 \& 0 \& 1 \& 1 \& 0 \& 0 \& 0 \& 0 <br>
\hline

$\quad$

bit address <br>
\hline
\end{tabular}$\quad$ rel. address

Operation: JNB
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+3$
IF (bit) $=0$
THEN $(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ rel.

JNC rel

Function: Jump if Carry not set
Description: If the carry flag is a zero, branch to the address indicated; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice to point to the next instruction. The carry flag is not modified.

Example: The carry flag is set. The instruction sequence,
JNC LABEL1
CPL C
JNC LABEL2
will clear the carry and cause program execution to continue at the instruction identified by the label LABEL2.

Bytes: 2
Cycles: 2

Encoding: $\quad$\begin{tabular}{|llll|llll|}
\hline 0 \& 1 \& 0 \& 1 \& 0 \& 0 \& 0 \& 0 <br>
\hline

$\quad$

rel. address <br>
\hline
\end{tabular}

Operation: JNC
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
IF $\quad(\mathrm{C})=0$
THEN $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ rel

Function: Jump if Accumulator Not Zero
Description: If any bit of the Accumulator is a one, branch to the indicated address; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice. The Accumulator is not modified. No flags are affected.

Example: The Accumulator originally holds 00 H . The instruction sequence,
JNZ LABEL1
INC A
JNZ LABEL2
will set the Accumulator to 01 H and continue at label LABEL2.
Bytes: 2
Cycles: 2

Encoding: $\quad$\begin{tabular}{|llll|llll|}
\hline 0 \& 1 \& 1 \& 1 \& 0 \& 0 \& 0 \& 0 <br>
\hline

$\quad$

rel. address <br>
\hline
\end{tabular}

Operation: JNZ
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
IF $\quad(A) \neq 0$
THEN $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ rel

JZ rel

Function: Jump if Accumulator Zero
Description: If all bits of the Accumulator are zero, branch to the address indicated; otherwise proceed with the next instruction. The branch destination is computed by adding the signed relative-displacement in the second instruction byte to the PC, after incrementing the PC twice. The Accumulator is not modified. No flags are affected.

Example: The Accumulator originally contains 01 H . The instruction sequence,
JZ LABEL1
DEC A
JZ LABEL2
will change the Accumulator to 00 H and cause program execution to continue at the instruction identified by the label LABEL2.

Bytes: 2
Cycles: 2

Operation: JZ
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
IF $\quad(\mathrm{A})=0$
THEN $\quad(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ rel


| Function: Long Jump |  |
| :---: | :--- |
| Description: | LJMP causes an unconditional branch to the indicated address, by loading the high-order and <br> low-order bytes of the PC (respectively) with the second and third instruction bytes. The <br> destination may therefore be anywhere in the full 64 K program memory address space. No <br> flags are affected. |
| Example: | The label "JMPADR" is assigned to the instruction at program memory location 1234H. The <br> instruction, |

## LJMP JMPADR

at location 0123 H will load the program counter with 1234 H .
Bytes: 3
Cycles: 2

Encoding: $\quad$\begin{tabular}{|llll|llll|}
0 \& 0 \& 0 \& 0 \& 0 \& 0 \& 1 \& 0 <br>
\hline

$\quad$

addr15-addr8 <br>
\hline
\end{tabular}$\quad$ addr7-addr0

Operation: LJMP
$(\mathrm{PC}) \leftarrow \operatorname{addr}_{15-0}$

```
MOV <dest-byte>,<src-byte>
```

Function: Move byte variable
Description: The byte variable indicated by the second operand is copied into the location specified by the first operand. The source byte is not affected. No other register or flag is affected.

This is by far the most flexible operation. Fifteen combinations of source and destination addressing modes are allowed.

Example: Internal RAM location 30 H holds 40 H . The value of RAM location 40 H is 10 H . The data present at input port 1 is 11001010 B (0CAH).

| MOV | R0, \#30H | $; \mathrm{R} 0<=30 \mathrm{H}$ |
| :--- | :--- | :--- |
| MOV | A,@R0 | $; \mathrm{A}<=40 \mathrm{H}$ |
| MOV | R1,A | $; \mathrm{R} 1<=40 \mathrm{H}$ |
| MOV | B,@R1 | $; \mathrm{B}<=10 \mathrm{H}$ |
| MOV | @R1,P1 | $; \mathrm{RAM}(40 \mathrm{H})<=0 \mathrm{CAH}$ |
| MOV | P2,P1 | $; \mathrm{P} 2 \# 0 \mathrm{CAH}$ |

leaves the value 30 H in register $0,40 \mathrm{H}$ in both the Accumulator and register $1,10 \mathrm{H}$ in register B, and 0CAH (11001010B) both in RAM location 40 H and output on port 2.

MOV A,Rn
Bytes: 1
Cycles: 1

Encoding: $\quad$| 1 | 1 | 1 | 0 | 1 r |
| :---: | :---: | :---: | :---: | :---: |

Operation: MOV
$(\mathrm{A}) \leftarrow(\mathrm{Rn})$
*MOV A,direct
Bytes: 2
Cycles: 1

Encoding: $\quad$\begin{tabular}{|llll|llll|}
\hline 1 \& 1 \& 1 \& 0 \& 0 \& 1 \& 0 \& 1 <br>
\hline

$\quad$

direct address <br>
\hline
\end{tabular}

Operation: MOV
$(\mathrm{A}) \leftarrow$ (direct)

MOV A,ACC is not a valid instruction.

```
MOV A,@Ri
        Bytes: 1
        Cycles: 1
    Encoding: }\quad\begin{array}{llllllllll}{1}&{1}&{1}&{0}&{0}&{1}&{1}&{i}\\{\hline}
    Operation: MOV
        (A)}\longleftarrow((\textrm{Ri})
MOV A,# data
        Bytes: 2
        Cycles: 1
    Encoding: }\quad\begin{array}{lllll:lllll}{0}&{1}&{1}&{1}&{0}&{1}&{0}&{0}\\{\hline}\end{array}\quad\begin{array}{l}{\mathrm{ immediate data}}\\{\hline}
    Operation: MOV
        (A) \leftarrow # data
MOV Rn,A
        Bytes: 1
        Cycles: 1
    Encoding: }\quad\begin{array}{lllll:c}{1}&{1}&{1}&{1}&{1}&{1}
    Operation: MOV
        (Rn)}\leftarrow(\textrm{A}
MOV Rn,direct
        Bytes: 2
        Cycles: 2
    Encoding: }\quad\begin{array}{llll:lll}{1}&{0}&{1}&{0}&{1 r r r }\end{array}\quad\begin{array}{l}{\mathrm{ direct addr.}}\\{\hline}
    Operation: MOV
            (Rn)}\leftarrow(\mathrm{ direct 
MOV Rn,# data
        Bytes: 2
        Cycles: 1
    Encoding: }\begin{array}{lllll:llll}{0}&{1}&{1}&{1}&{1}&{1}&{r}&{r}\end{array}\quad\mathrm{ immediate data
    Operation: MOV
        (Rn)}\leftarrow # dat
```

MOV direct,A
Bytes: 2
Cycles: 1

Encoding: \begin{tabular}{|llll|llll|}
\hline \& 1 \& 1 \& 1 \& 0 \& 1 \& 0 \& 1 <br>
\hline

$\quad$

direct address <br>
\hline
\end{tabular}

Operation: MOV
(direct) $\leftarrow$ (A)
MOV direct,Rn
Bytes: 2
Cycles: 2

Encoding: \begin{tabular}{|lll|l|l|}
\hline 1 \& 0 \& 0 \& 0 \& $1 \mathrm{r} r$ <br>
\hline

$\quad$

direct address <br>
\hline
\end{tabular}

Operation: MOV
(direct) $\leftarrow(\mathrm{Rn})$
MOV direct,direct
Bytes: 3
Cycles: 2

Encoding: \begin{tabular}{|llll|llll|}
\hline 1 \& 0 \& 0 \& 0 \& 0 \& 1 \& 0 \& 1 <br>
\hline

$\quad$

\hline dir. addr. (src)

$\quad$

dir. addr. (dest) <br>
\hline
\end{tabular}

Operation: MOV (direct) $\leftarrow$ (direct)

MOV direct,@Ri
Bytes: 2
Cycles: 2

Encoding: \begin{tabular}{|llll|lll|}
\hline 1 \& 0 \& 0 \& 0 \& 0 \& 1 \& 1 <br>
\hline

$\quad$

\hline direct addr. <br>
\hline
\end{tabular}

Operation: MOV
(direct) $\leftarrow(($ Ri) $)$
MOV direct, \#data
Bytes: 3
Cycles: 2

Encoding: \begin{tabular}{|llll|llll|}
\hline 0 \& 1 \& 1 \& 1 \& 0 \& 1 \& 0 \& 1 <br>
\hline

$\quad$

direct address <br>
\hline
\end{tabular}

Operation: MOV
(direct) $\leftarrow$ \# data

```
MOV @Ri,A
            Bytes: 1
            Cycles: 1
    Encoding: }\quad\begin{array}{lllll:llll}{1}&{1}&{1}&{1}&{0}&{0}&{1}&{1}&{i}\\{\hline}
Operation: MOV
            ((Ri)) \leftarrow (A)
MOV @Ri,direct
            Bytes: 2
    Cycles: 2
    Encoding:
                    \begin{array} { | l l l l l l l l l l } { \hline 1 } & { 0 } & { 1 } & { 0 } & { 0 } & { 0 } & { 1 } & { 1 } & { i } \\ { \hline } \end{array}
                                    direct addr.
    Operation: MOV
                ((Ri)) \leftarrow (direct)
MOV @Ri,# data
            Bytes: 2
            Cycles: 1
    Encoding: }\quad\begin{array}{lllll:llll}{0}&{1}&{1}&{1}&{0}&{1}&{1}&{i}\\{\hline}
                immediate data
    Operation: MOV
            ((RI)) \leftarrow # data
MOV <dest-bit>,<src-bit>
    Function: Move bit data
Description: The Boolean variable indicated by the second operand is copied into the location specified by the first operand. One of the operands must be the carry flag; the other may be any directly addressable bit. No other register or flag is affected.
Example: The carry flag is originally set. The data present at input Port 3 is 11000101B. The data previously written to output Port 1 is 35 H ( 00110101 B ).
MOV P1.3,C
MOV C,P3.3
MOV P1.2,C
will leave the carry cleared and change Port 1 to 39 H (00111001B).
```

MOV C,bit
Bytes: 2
Cycles: 1

Encoding: $\quad$| 1 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

bit address
Operation: MOV
(C) $\leftarrow$ (bit)

MOV bit,C
Bytes: 2
Cycles: 2

Encoding:

| 1001 | 0010 |
| :--- | :--- |

bit address
Operation: MOV
(bit) $\leftarrow$ (C)

MOV DPTR,\#data16

Function: Load Data Pointer with a 16-bit constant
Description: The Data Pointer is loaded with the 16 -bit constant indicated. The 16 -bit constant is loaded into the second and third bytes of the instruction. The second byte (DPH) is the high-order byte, while the third byte (DPL) holds the low-order byte. No flags are affected.

This is the only instruction which moves 16 bits of data at once.
Example: The instruction,
MOV DPTR, \# 1234H
will load the value 1234 H into the Data Pointer: DPH will hold 12 H and DPL will hold 34 H .
Bytes: 3
Cycles: 2
Encoding:

| 1001 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

immed. data15-8
immed. data7-0
Operation: MOV
(DPTR) $\leftarrow$ \# data ${ }_{15-0}$
DPH $\square$ DPL $\leftarrow$ \# data ${ }_{15-8} \square$ \# data ${ }_{7-0}$

## MOVC A,@A+<base-reg>

Function: Move Code byte
Description: The MOVC instructions load the Accumulator with a code byte, or constant from program memory. The address of the byte fetched is the sum of the original unsigned eight-bit Accumulator contents and the contents of a sixteen-bit base register, which may be either the Data Pointer or the PC. In the latter case, the PC is incremented to the address of the following instruction before being added with the Accumulator; otherwise the base register is not altered. Sixteen-bit addition is performed so a carry-out from the low-order eight bits may propagate through higher-order bits. No flags are affected.

Example: A value between 0 and 3 is in the Accumulator. The following instructions will translate the value in the Accumulator to one of four values defined by the DB (define byte) directive.
REL__PC: INC A

MOVC A, @A+PC
RET
DB $\quad 66 \mathrm{H}$
DB $\quad 77 \mathrm{H}$

DB $\quad 88 \mathrm{H}$

DB 99H

If the subroutine is called with the Accumulator equal to 01 H , it will return with 77 H in the Accumulator. The INC A before the MOVC instruction is needed to "get around" the RET instruction above the table. If several bytes of code separated the MOVC from the table, the corresponding number would be added to the Accumulator instead.

MOVC A,@A+DPTR
Bytes: 1
Cycles: 2

Encoding: $\quad$| 1 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: MOVC
$(\mathrm{A}) \leftarrow((\mathrm{A})+(\mathrm{DPTR}))$
MOVC A,@A + PC
Bytes: 1
Cycles: 2
Encoding:
$1000 \mid 0011$
Operation: MOVC
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+1$
$(\mathrm{A}) \leftarrow((\mathrm{A})+(\mathrm{PC}))$

MOVX < dest-byte>,<src-byte>

Function: Move External
Description: The MOVX instructions transfer data between the Accumulator and a byte of external data memory, hence the " X " appended to MOV. There are two types of instructions, differing in whether they provide an eight-bit or sixteen-bit indirect address to the external data RAM.

In the first type, the contents of R0 or R1 in the current register bank provide an eight-bit address multiplexed with data on P0. Eight bits are sufficient for external I/O expansion decoding or for a relatively small RAM array. For somewhat larger arrays, any output port pins can be used to output higher-order address bits. These pins would be controlled by an output instruction preceding the MOVX.

In the second type of MOVX instruction, the Data Pointer generates a sixteen-bit address. P2 outputs the high-order eight address bits (the contents of DPH) while P0 multiplexes the loworder eight bits (DPL) with data. The P2 Special Function Register retains its previous contents while the P2 output buffers are emitting the contents of DPH. This form is faster and more efficient when accessing very large data arrays (up to 64 K bytes), since no additional instructions are needed to set up the output ports.

It is possible in some situations to mix the two MOVX types. A large RAM array with its high-order address lines driven by P2 can be addressed via the Data Pointer, or with code to output high-order address bits to P2 followed by a MOVX instruction using R0 or R1.

Example: An external 256 byte RAM using multiplexed address/data lines (e.g., an Intel 8155 RAM/ $\mathrm{I} / \mathrm{O} /$ Timer ) is connected to the 8051 Port 0 . Port 3 provides control lines for the external RAM. Ports 1 and 2 are used for normal I/O. Registers 0 and 1 contain 12 H and 34 H . Location 34 H of the external RAM holds the value 56 H . The instruction sequence,

MOVX A,@R1
MOVX @R0,A
copies the value 56 H into both the Accumulator and external RAM location 12 H .

```
MOVX A,@Ri
    Bytes: 1
    Cycles: 2
    Encoding: \11110
    Operation: MOVX
        (A)}\leftarrow((\textrm{Ri})
MOVX A,@DPTR
        Bytes: 1
        Cycles: 2
    Encoding: }\quad\begin{array}{lllll:llll}{11110}&{0}&{0}&{0}&{0}\\{\hline}
    Operation: MOVX
        (A) }\leftarrow((\textrm{DPTR})
MOVX @Ri,A
        Bytes: 1
        Cycles: 2
    Encoding: \11111
    Operation: MOVX
        ((Ri))}\leftarrow(A
MOVX @DPTR,A
        Bytes: 1
        Cycles: 2
    Encoding: \1 11111
    Operation: MOVX
        (DPTR)}\leftarrow(\textrm{A}
```

MUL AB

| Function: | Multiply |  |
| :---: | :---: | :---: |
| Description: | MUL AB low-order B. If the p The carry | ltiplies the e of the six luct is gre is always |
| Example: | Originally the Accumulator holds the value $80(50 \mathrm{H})$. Register B holds the value $160(0 \mathrm{AOH})$. The instruction, |  |
|  | MUL AB |  |
|  | will give the product $12,800(3200 \mathrm{H})$, so B is changed to $32 \mathrm{H}(00110010 \mathrm{~B})$ and the Accumulator is cleared. The overflow flag is set, carry is cleared. |  |
| Bytes: | 1 |  |
| Cycles: | 4 |  |
| Encoding: | 1010 | 0100 |
| Operation: | MUL <br> $(\mathrm{A})_{7-0} \leftarrow(\mathrm{~A}) \mathrm{X}(\mathrm{B})$ <br> (B) $15-8$ |  |

NOP

| Function: | No Operation |  |
| :---: | :---: | :---: |
| Description: | Execution continues at the affected. |  |
| Example: | It is desired to produce a low simple SETB/CLR sequence be inserted. This may be sequence, |  |
|  | CLR P2.7 | P2.7 |
|  | NOP |  |
|  | NOP |  |
|  | NOP |  |
|  | NOP |  |
|  | SETB | P2.7 |
| Bytes: | 1 |  |
| Cycles: | 1 |  |
| Encoding: | 0000 | 000 |
| Operation: | $\begin{aligned} & \mathrm{NOP} \\ & (\mathrm{PC}) \leftarrow(\mathrm{P} \end{aligned}$ | $+1$ |

ORL < dest-byte> <src-byte>

Function: Logical-OR for byte variables
Description: ORL performs the bitwise logical-OR operation between the indicated variables, storing the results in the destination byte. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the Accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the Accumulator or immediate data.

Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.

Example: If the Accumulator holds $0 \mathrm{C} 3 \mathrm{H}(11000011 \mathrm{~B})$ and R 0 holds 55 H ( 01010101 B ) then the instruction,

ORL A,R0
will leave the Accumulator holding the value 0D7H (11010111B).
When the destination is a directly addressed byte, the instruction can set combinations of bits in any RAM location or hardware register. The pattern of bits to be set is determined by a mask byte, which may be either a constant data value in the instruction or a variable computed in the Accumulator at run-time. The instruction,

ORL P1,\#00110010B
will set bits 5, 4, and 1 of output Port 1 .

ORL A,Rn
Bytes: 1
Cycles: 1

Encoding: $\quad$| 0 | 1 | 0 | 0 | 1 rr |
| :--- | :--- | :--- | :--- | :--- | :--- |

Operation: ORL
$(\mathrm{A}) \leftarrow(\mathrm{A}) \vee(\mathrm{Rn})$

ORL A,direct
Bytes: 2
Cycles: 1

Encoding: $\quad$| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

## direct address

Operation: ORL
$(\mathrm{A}) \leftarrow(\mathrm{A}) \vee$ (direct)
ORL A,@Ri
Bytes: 1
Cycles: 1

Encoding: $\quad$| 0 | 1 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- |

Operation: ORL $(\mathrm{A}) \leftarrow(\mathrm{A}) \vee((\mathrm{Ri}))$

ORL A, \#data
Bytes: 2
Cycles: 1

Encoding: $\quad$| 0 | 1 | 0 | 0 | 0 | 1 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: ORL
$(\mathrm{A}) \leftarrow(\mathrm{A}) \vee \#$ data
ORL direct,A
Bytes: 2
Cycles: 1

Encoding: $\quad$| 0 | 1 | 0 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | direct address

Operation: ORL
(direct) $\leftarrow($ direct $) \vee(A)$
ORL direct,\# data
Bytes: 3
Cycles: 2

Operation: ORL
(direct) $\leftarrow$ (direct) $\vee$ \#data

ORL C, <src-bit $>$

Function: Logical-OR for bit variables
Description: Set the carry flag if the Boolean value is a logical 1; leave the carry in its current state otherwise . A slash ("/'") preceding the operand in the assembly language indicates that the logical complement of the addressed bit is used as the source value, but the source bit itself is not affected. No other flags are affected.

Example: $\quad$ Set the carry flag if and only if $\mathrm{P} 1.0=1$, $\mathrm{ACC} .7=1$, or $\mathrm{OV}=0$ :
MOV C,P1.0 ;LOAD CARRY WITH INPUT PIN P10
ORL C,ACC. 7 ;OR CARRY WITH THE ACC. BIT 7
ORL C,/OV ;OR CARRY WITH THE INVERSE OF OV.

ORL C,bit
Bytes: 2
Cycles: 2

Encoding: $\quad$\begin{tabular}{|llll|lllll|}
\hline 0 \& 1 \& 1 \& 1 \& 0 \& 0 \& 1 \& 0 <br>
\hline

$\quad$

\hline bit address <br>
\hline
\end{tabular}

Operation: ORL
$(\mathrm{C}) \leftarrow(\mathrm{C}) \vee($ bit $)$
ORL C,/bit
Bytes: 2
Cycles: 2

Encoding: $\quad$| 1 | 0 | 1 | 0 | 0 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

bit address
Operation: ORL
$(\mathrm{C}) \leftarrow(\mathrm{C}) \vee(\overline{\mathrm{bit}})$

Function: Pop from stack.
Description: The contents of the internal RAM location addressed by the Stack Pointer is read, and the Stack Pointer is decremented by one. The value read is then transferred to the directly addressed byte indicated. No flags are affected.
Example: The Stack Pointer originally contains the value 32 H , and internal RAM locations 30 H through 32 H contain the values $20 \mathrm{H}, 23 \mathrm{H}$, and 01 H , respectively. The instruction sequence, POP DPH

POP DPL
will leave the Stack Pointer equal to the value 30 H and the Data Pointer set to 0123 H . At this point the instruction,

POP SP
will leave the Stack Pointer set to 20 H . Note that in this special case the Stack Pointer was decremented to 2 FH before being loaded with the value popped $(20 \mathrm{H})$.

Bytes: 2
Cycles: 2

Encoding: $\quad$\begin{tabular}{|llll|llll|}
\hline 1 \& 1 \& 0 \& 1 \& 0 \& 0 \& 0 \& 0 <br>
\hline

$\quad$

direct address <br>
\hline
\end{tabular}

Operation: POP
(direct) $\leftarrow((S P))$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$

PUSH direct


RET

Function: Return from subroutine
Description: RET pops the high- and low-order bytes of the PC successively from the stack, decrementing the Stack Pointer by two. Program execution continues at the resulting address, generally the instruction immediately following an ACALL or LCALL. No flags are affected.

Example: The Stack Pointer originally contains the value 0BH. Internal RAM locations 0AH and 0BH contain the values 23 H and 01 H , respectively. The instruction,

RET
will leave the Stack Pointer equal to the value 09 H . Program execution will continue at location 0123 H .

## Bytes: 1

Cycles: 2

Encoding: $\quad$| 0 | 0 | 1 | 0 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: RET
$\left(\mathrm{PC}_{15-8}\right) \leftarrow((\mathrm{SP}))$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$
$\left(\mathrm{PC}_{7-0}\right) \leftarrow((\mathrm{SP}))$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$

RETI

Function: Return from interrupt
Description: RETI pops the high- and low-order bytes of the PC successively from the stack, and restores the interrupt logic to accept additional interrupts at the same priority level as the one just processed. The Stack Pointer is left decremented by two. No other registers are affected; the PSW is not automatically restored to its pre-interrupt status. Program execution continues at the resulting address, which is generally the instruction immediately after the point at which the interrupt request was detected. If a lower- or same-level interrupt had been pending when the RETI instruction is executed, that one instruction will be executed before the pending interrupt is processed.

Example: The Stack Pointer originally contains the value 0 BH . An interrupt was detected during the instruction ending at location 0122 H . Internal RAM locations 0 AH and 0 BH contain the values 23 H and 01 H , respectively. The instruction,

## RETI

will leave the Stack Pointer equal to 09 H and return program execution to location 0123 H .
Bytes: 1
Cycles: 2

Encoding: $\quad$| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: RETI
$\left(\mathrm{PC}_{15-8}\right) \leftarrow((\mathrm{SP}))$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$
$\left(\mathrm{PC}_{7-0}\right) \leftarrow((\mathrm{SP}))$
$(\mathrm{SP}) \leftarrow(\mathrm{SP})-1$

RL A

Function: Rotate Accumulator Left
Description: The eight bits in the Accumulator are rotated one bit to the left. Bit 7 is rotated into the bit 0 position. No flags are affected.

Example: The Accumulator holds the value 0C5H (11000101B). The instruction,
RL A
leaves the Accumulator holding the value 8 BH (10001011B) with the carry unaffected.
Bytes: 1
Cycles: 1

Encoding:

| 0 | 0 | 1 | 0 | 0 | 0 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: RL
$\left(\mathrm{A}_{\mathrm{n}}+1\right) \leftarrow(\mathrm{An}) \quad \mathrm{n}=0-6$
$(\mathrm{A} 0) \leftarrow(\mathrm{A} 7)$

RLC A

Function: Rotate Accumulator Left through the Carry flag
Description: The eight bits in the Accumulator and the carry flag are together rotated one bit to the left. Bit 7 moves into the carry flag; the original state of the carry flag moves into the bit 0 position. No other flags are affected.

Example: The Accumulator holds the value 0C5H (11000101B), and the carry is zero. The instruction,
RLC A
leaves the Accumulator holding the value 8 BH (10001010B) with the carry set.
Bytes: 1
Cycles: 1

Encoding: $\quad$| 0 | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: RLC
$(\mathrm{An}+1) \leftarrow(\mathrm{An}) \quad \mathrm{n}=0-6$
$(\mathrm{A} 0) \leftarrow(\mathrm{C})$
$(\mathrm{C}) \leftarrow(\mathrm{A} 7)$

RR A

Function: Rotate Accumulator Right
Description: The eight bits in the Accumulator are rotated one bit to the right. Bit 0 is rotated into the bit 7 position. No flags are affected.

Example: The Accumulator holds the value 0C5H (11000101B). The instruction,
RR A
leaves the Accumulator holding the value 0E2H (11100010B) with the carry unaffected.
Bytes: 1
Cycles: 1

Encoding:

| 0 | 0 | 0 | 0 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: RR
$(\mathrm{An}) \leftarrow\left(\mathrm{A}_{\mathrm{n}}+1\right) \quad \mathrm{n}=0-6$
$(\mathrm{A} 7) \longleftarrow(\mathrm{A} 0)$

RRC A
Function: Rotate Accumulator Right through Carry flag
Description: The eight bits in the Accumulator and the carry flag are together rotated one bit to the right. Bit 0 moves into the carry flag; the original value of the carry flag moves into the bit 7 position. No other flags are affected.

Example: The Accumulator holds the value 0 C 5 H (11000101B), the carry is zero. The instruction,
RRC A
leaves the Accumulator holding the value 62 (01100010B) with the carry set.
Bytes: 1
Cycles: 1

Encoding: $\quad$| 0 | 0 | 0 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: RRC
$(\mathrm{An}) \leftarrow(\mathrm{An}+1) \quad \mathrm{n}=0-6$
$(\mathrm{A} 7) \leftarrow(\mathrm{C})$
$(\mathrm{C}) \leftarrow(\mathrm{A} 0)$

Function: Set Bit
Description: SETB sets the indicated bit to one. SETB can operate on the carry flag or any directly addressable bit. No other flags are affected.

Example: The carry flag is cleared. Output Port 1 has been written with the value $34 \mathrm{H}(00110100 \mathrm{~B})$. The instructions,

SETB C
SETB P1.0
will leave the carry flag set to 1 and change the data output on Port 1 to 35 H (00110101B).
SETB C
Bytes: 1
Cycles: 1

Encoding: $\quad$| 1 | 1 | 0 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: SETB
(C) $\longleftarrow 1$

SETB bit
Bytes: 2
Cycles: 1

Encoding: $\quad$\begin{tabular}{|llll|llll|}
\hline 1 \& 1 \& 0 \& 1 \& 0 \& 0 \& 1 \& 0 <br>
\hline

$\quad$

\hline bit address <br>
\hline
\end{tabular}

Operation: SETB
(bit) $\leftarrow 1$

Function: Short Jump
Description: Program control branches unconditionally to the address indicated. The branch destination is computed by adding the signed displacement in the second instruction byte to the PC, after incrementing the PC twice. Therefore, the range of destinations allowed is from 128 bytes preceding this instruction to 127 bytes following it.

Example: The label "RELADR" is assigned to an instruction at program memory location 0123H. The instruction,

SJMP RELADR
will assemble into location 0100 H . After the instruction is executed, the PC will contain the value 0123 H .
(Note: Under the above conditions the instruction following SJMP will be at 102H. Therefore, the displacement byte of the instruction will be the relative offset $(0123 \mathrm{H}-0102 \mathrm{H})=21 \mathrm{H}$. Put another way, an SJMP with a displacement of OFEH would be a one-instruction infinite loop.)

Bytes: 2
Cycles:
2
Encoding:

| 100 | 0 | 0 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- |

rel. address
Operation: SJMP
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+2$
$(\mathrm{PC}) \leftarrow(\mathrm{PC})+$ rel

```
SUBB A,<src-byte>
```

Function: Subtract with borrow
Description: SUBB subtracts the indicated variable and the carry flag together from the Accumulator, leaving the result in the Accumulator. SUBB sets the carry (borrow) flag if a borrow is needed for bit 7, and clears C otherwise. (If C was set before executing a SUBB instruction, this indicates that a borrow was needed for the previous step in a multiple precision subtraction, so the carry is subtracted from the Accumulator along with the source operand.) AC is set if a borrow is needed for bit 3, and cleared otherwise. OV is set if a borrow is needed into bit 6, but not into bit 7 , or into bit 7 , but not bit 6 .

When subtracting signed integers OV indicates a negative number produced when a negative value is subtracted from a positive value, or a positive result when a positive number is subtracted from a negative number.

The source operand allows four addressing modes: register, direct, register-indirect, or immediate.

Example: The Accumulator holds 0C9H (11001001B), register 2 holds 54 H ( 01010100 B ), and the carry flag is set. The instruction,

SUBB A,R2
will leave the value 74 H ( 01110100 B ) in the accumulator, with the carry flag and AC cleared but OV set.

Notice that 0 C 9 H minus 54 H is 75 H . The difference between this and the above result is due to the carry (borrow) flag being set before the operation. If the state of the carry is not known before starting a single or multiple-precision subtraction, it should be explicitly cleared by a CLR C instruction.

## SUBB A,Rn

Bytes: 1
Cycles: 1

Encoding: $\quad$| 1 | 0 | 0 | 1 | 1 | r r r |
| :--- | :--- | :--- | :--- | :--- | :--- |

## Operation: SUBB

$(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{C})-(\mathrm{Rn})$

## SUBB A,direct

Bytes: 2
Cycles: 1

Encoding: \begin{tabular}{|llll|llll|}
\hline 1 \& 0 \& 0 \& 1 \& 0 \& 1 \& 0 \& 1 <br>
\hline

$\quad$

direct address <br>
\hline
\end{tabular}

Operation: SUBB
$(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{C})-($ direct $)$
SUBB A,@Ri
Bytes: 1
Cycles: 1
Encoding: $\quad 1001$
Operation: SUBB
$(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{C})-((\mathrm{Ri}))$

SUBB A,\#data
Bytes: 2
Cycles: 1

Encoding: $\quad$\begin{tabular}{|llll|llll|}
\hline 1 \& 0 \& 0 \& 1 \& 0 \& 1 \& 0 \& 0 <br>
\hline

$\quad$

\hline immediate data <br>
\hline
\end{tabular}

Operation: SUBB
$(\mathrm{A}) \leftarrow(\mathrm{A})-(\mathrm{C})-\#$ data

SWAP A
Function: Swap nibbles within the Accumulator
Description: SWAP A interchanges the low- and high-order nibbles (four-bit fields) of the Accumulator (bits 3-0 and bits 7-4). The operation can also be thought of as a four-bit rotate instruction. No flags are affected.

Example: The Accumulator holds the value 0C5H (11000101B). The instruction,
SWAP A leaves the Accumulator holding the value $5 \mathrm{CH}(01011100 \mathrm{~B})$.

Bytes: 1
Cycles: 1

Encoding:
$1100 \mid 0100$
Operation: SWAP
$\left(\mathrm{A}_{3-0}\right) \rightleftarrows\left(\mathrm{A}_{7-4}\right)$

XCH A, < byte $>$

Function: Exchange Accumulator with byte variable
Description: XCH loads the Accumulator with the contents of the indicated variable, at the same time writing the original Accumulator contents to the indicated variable. The source/destination operand can use register, direct, or register-indirect addressing.

Example: $\quad \mathrm{R} 0$ contains the address 20 H . The Accumulator holds the value 3 FH ( 00111111 B ). Internal RAM location 20 H holds the value 75 H ( 01110101 B ). The instruction,

XCH A,@R0
will leave RAM location 20 H holding the values 3 FH ( 00111111 B ) and 75 H ( 01110101 B ) in the accumulator.

XCH A,Rn
Bytes: 1
Cycles: 1
Encoding: $\quad 1100011 r r r$
Operation: XCH
$(\mathrm{A}) \stackrel{(\mathrm{Rn})}{\rightleftarrows}$

XCH A,direct
Bytes: 2
Cycles: 1

Encoding: \begin{tabular}{|lll|lll|}
\hline 1 \& 1 \& 0 \& 0 \& 0 \& 1

$\quad$

direct address <br>
\hline
\end{tabular}

Operation: XCH
(A) $\rightleftarrows$ (direct)

XCH A,@Ri
Bytes: 1
Cycles: 1

Encoding: $\quad 11000 |$| 011 |
| :--- | :--- |

Operation: XCH
$(\mathrm{A}) \stackrel{( }{\leftarrow}(\mathrm{Ri}))$

Function: Exchange Digit
Description: XCHD exchanges the low-order nibble of the Accumulator (bits 3-0), generally representing a hexadecimal or BCD digit, with that of the internal RAM location indirectly addressed by the specified register. The high-order nibbles (bits 7-4) of each register are not affected. No flags are affected.

Example: R0 contains the address 20 H . The Accumulator holds the value 36 H ( 00110110 B ). Internal RAM location 20 H holds the value 75 H ( 01110101 B ). The instruction,

XCHD A,@R0
will leave RAM location 20 H holding the value $76 \mathrm{H}(01110110 \mathrm{~B})$ and $35 \mathrm{H}(00110101 \mathrm{~B})$ in the Accumulator.

Bytes: 1
Cycles: 1

Encoding: $\quad$| 1 | 1 | 0 | 1 | 0 | 1 | 1 | $i$ |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: XCHD
$\left.\left(\mathrm{A}_{3-0}\right) \underset{\leftarrow}{\leftarrow}\left(\mathrm{Ri}_{3-0}\right)\right)$

XRL < dest-byte>,<src-byte>
Function: Logical Exclusive-OR for byte variables
Description: XRL performs the bitwise logical Exclusive-OR operation between the indicated variables, storing the results in the destination. No flags are affected.

The two operands allow six addressing mode combinations. When the destination is the Accumulator, the source can use register, direct, register-indirect, or immediate addressing; when the destination is a direct address, the source can be the Accumulator or immediate data.
(Note: When this instruction is used to modify an output port, the value used as the original port data will be read from the output data latch, not the input pins.)
Example: If the Accumulator holds 0 C 3 H (11000011B) and register 0 holds 0AAH (10101010B) then the instruction,

XRL A,R0
will leave the Accumulator holding the value 69H (01101001B).
When the destination is a directly addressed byte, this instruction can complement combinations of bits in any RAM location or hardware register. The pattern of bits to be complemented is then determined by a mask byte, either a constant contained in the instruction or a variable computed in the Accumulator at run-time. The instruction,

XRL P1,\#00110001B
will complement bits 5, 4, and 0 of output Port 1 .

XRL A,Rn
Bytes: 1
Cycles: 1

Encoding: $\quad$| 0 | 1 | 1 | 0 | $1 r r r$ |
| :--- | :--- | :--- | :--- | :--- |

Operation: XRL
$(\mathrm{A}) \leftarrow(\mathrm{A}) \forall(\mathrm{Rn})$
XRL A,direct


XRL A,@Ri
Bytes: 1
Cycles: 1

Encoding: | 0 | 1 | 1 | 0 | 0 | 1 | 1 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

Operation: XRL
$(\mathrm{A}) \leftarrow(\mathrm{A}) \forall((\mathrm{Ri}))$
XRL A, \#data
Bytes: 2
Cycles: 1

Encoding: $\quad$| 0 | 1 | 1 | 0 | 0 | 1 | 0 |
| :--- | :--- | :--- | :--- | :--- | :--- | :--- |

immediate data
Operation: XRL
(A) $\leftarrow(\mathrm{A}) \forall$ \#data

XRL direct,A
Bytes: 2
Cycles: 1

Encoding: \begin{tabular}{|llll|llll|}
\hline 0 \& 1 \& 1 \& 0 \& 0 \& 0 \& 1 \& 0 <br>
\hline

$\quad$

\hline direct address <br>
\hline
\end{tabular}

Operation: XRL
(direct) $\leftarrow($ direct $) \forall(A)$

XRL direct,\# data
Bytes: 3
Cycles: 2

Encoding: \begin{tabular}{|llll|llll|}
\hline 0 \& 1 \& 1 \& 0 \& 0 \& 0 \& 1 \& 1 <br>
\hline

$\quad$

direct address <br>
$\quad$ immediate data <br>
\hline
\end{tabular}

Operation: XRL
(direct) $\longleftarrow$ (direct) $\forall$ \#data

INTEL CORPORATION, 2200 Mission College Blvd., Santa Clara, CA 95052; Tel. (408) 765-8080 INTEL CORPORATION (U.K.) Ltd., Swindon, United Kingdom; Tel. (0793) 696000

INTEL JAPAN k.k., Ibaraki-ken; Tel. 029747-8511


[^0]:    * = Bit addressable

[^1]:    X = Undefined

    * $=$ Bit Addressable
    $+=8052$ only

